

Fall 2021

Ultrawide Bandgap Algan-Channel Metal Oxide Semiconductor Heterostructure Field Effect Transistors With High-K Gate Dielectrics

Md Abu Shahab Mollah

Follow this and additional works at: <https://scholarcommons.sc.edu/etd>



Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

Mollah, M.(2021). *Ultrawide Bandgap Algan-Channel Metal Oxide Semiconductor Heterostructure Field Effect Transistors With High-K Gate Dielectrics*. (Doctoral dissertation). Retrieved from <https://scholarcommons.sc.edu/etd/6775>

This Open Access Dissertation is brought to you by Scholar Commons. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Scholar Commons. For more information, please contact digres@mailbox.sc.edu.

ULTRAWIDE BANDGAP ALGaN-CHANNEL METAL OXIDE SEMICONDUCTOR
HETEROSTRUCTURE FIELD EFFECT TRANSISTORS WITH HIGH- K GATE
DIELECTRICS

by

Md Abu Shahab Mollah

Bachelor of Science
Khulna University of Engineering and Technology, 2011

Master of Science
University of Alabama, 2017

Submitted in Partial Fulfillment of the Requirements

For the Degree of Doctor of Philosophy in

Electrical engineering

College of Engineering and Computing

University of South Carolina

2022

Accepted by:

Asif Khan, Major Professor

Grigory Simin, Major Professor

MVS Chandrashekhar, Committee Member

Milind N. Kunchur, Committee Member

Tracey L. Weldon, Interim Vice Provost and Dean of the Graduate School

© Copyright by Md Abu Shahab Mollah, 2022
All Rights Reserved.

DEDICATION

To my Family

ACKNOWLEDGEMENTS

I consider myself extremely lucky to have worked with Prof. Asif Khan. Without his deep insight and patience throughout the course of guidance, I would have never finished this journey. I was fortunate enough to work on different projects based on Ultrawide Bandgap AlGaIn material system under his supervision. I'm grateful to Dr. Khan for giving me freedom to explore different research directions during my PhD. His motivation, encouragement and positivity helped me to become a better researcher over the years. Prof. Asif Khan is not only a technical genius but also a wonderful human being. He has always been willing to listen and discuss any problems I faced during the experiments and never failed to guide in the right direction. I believe that in the future I will greatly benefit from all the experiences that I had with him.

I also would like to thank my co-advisor Prof. Grigory Simin for allowing me to work with him. I will always remember his intuition and invaluable advice to solve my challenging problems. I learnt a great deal about device physics and electronics from the many hours of discussions I had with him. I am very fortunate to have Prof. MVS Chandrashekhara on my dissertation committee. He not only mentored me in research but also in career and in general thinking about science as a language for communication to connect the community. We spent a lot of time together in the laboratory to design experiments and analyzing results. I would also like to thank Prof. Milind N. Kunchur for accepting to be on the jury of this dissertation and providing valuable suggestions.

As a graduate student, I had the opportunity to work with many talented friends, colleagues and collaborators. I am thankful to Dr. Mikhail Gaevski for his mentorship, help and support in many stages of my PhD. We did many projects together and I will always remember those pleasant hours we spent together processing devices, testing and discussing results. I am also thankful to Dr. Xuhong Hu and Dr. Sakib Muhtadi for providing me initial training in cleanroom environment and testing devices. I am grateful to Richard Floyd for sharing his knowledge about the best lab practices, data analysis techniques and measurement tools automation. I would like to thank Dr. Iftikhar Ahmad and Kamal Hussain for training me on the MOCVD material growth system and characterization techniques. I am also thankful to Abdullah Mamun for providing excellent AlN templates. I also thank Didarul Alam, Mohi Uddin Jewel, Samiul Hasan, Samia Islam for their help and discussion regarding material characterization, device processing and testing. Special thanks to Mr. Michael Platt for all his help with growth and processing equipment.

My sincere gratitude to Prof. Siddharth Rajan, Prof. Wu Lu and their team at Ohio State University including Dr. Hao xue, Dr. Towhidur Razzak for their collaboration and many fruitful discussions during DARPA project. I am grateful to Prof Samuel Graham and his team including Dr. Riley Hanus, Dr. Bikramjit Chatterjee for conducting thermal measurements on our devices under the MURI project.

This dissertation was partially supported by DARPA DREAM contract (ONR N00014-18-1-2033), Program Manager Dr. Young-Kai Chen, monitored by ONR, Dr. Paul Maki and ARO contract W911NF-18-1-0029 monitored by Dr. M. Gerhold. Part of the work was supported by ONR MURI program (Contract number: N00014-18-1-2429)

monitored by Mr. Lynn Petersen, NSF, ECCS Award nos. 1711322 and 1810116 under supervision of Dr. Dimitris Pavlidis. I sincerely acknowledge the support from all of them. I also acknowledge the support from University of South Carolina through the ASPIRE program.

I am indebted to my beloved elder sisters and brother, Peary Abedin, Bulbul Akther, Dalia Parvin and younger brother Abedur Rahman for their hearting support. Special thanks to my wife Nusratara and daughter Mariyaah who gave me a lot of motivation, spirit, inspiration, and energy to move forward. Last but not the least, I am entirely thankful to my loving parents: Mollah Nesar Uddin and Meherunnesa Begum. They always wanted to provide me the best possible education. Without their endless support and love, I could not have reached this far and a large part of the credit for this dissertation belongs to them.

ABSTRACT

Ultra-wide Band Gap (UWBG) ($E_G > 3.4$ eV) $\text{Al}_x\text{Ga}_{1-x}\text{N}$ channel devices are promising candidates for compact next-generation power electronics due to the scaling of the breakdown field with alloy composition. The huge opportunity in consumer electronics is the major driving force behind the recent developments of UWBG AlGa_N-channel HEMTs. One of the most critical issues limiting the device performance at high power level is device degradation primarily caused by gate leakage current. Use of SiO_2 gate insulator is a standard method to suppress gate leakage but it causes threshold voltage shift towards more negative requiring more external voltage to turn off the device. The threshold shift becomes significant with the increase of oxide thickness which is not desired in many power electronics application. One potential solution to both gate leakage and threshold shift issue is the use of high- k dielectric as a gate insulator. It has been seen that, these high- k oxides also introduce charges in the oxide and oxide/barrier interface which are positive in nature, thus shifting the threshold voltage to practically un-usable range. The threshold voltage is almost $2\times$ for an oxide thickness of 20 nm compared to similar geometry HFET (no oxide under the gate). In this dissertation we develop a novel processing technique to control the polarity of the interfacial charges that in return controls the threshold voltage. It was done by high temperature gate oxide annealing. To demonstrate the threshold shift mechanism, ZrO_2 MOSHFETs with different thicknesses were fabricated. Annealing enables excellent threshold voltage control thus minimizing the threshold voltage shift in these high- k MOSHFETs.

Gate insulators are expected to have higher bandgap (E_G) to superior leakage characteristics. Material bandgap is inversely proportional to the dielectric constant, so higher the k -value lower is the bandgap. To study the effect of E_G and k on UWBG AlGaN-channel MOSHFET performance, we choose three different dielectrics Al_2O_3 ($k=9$, $E_G=8.8$ eV), ZrO_2 ($k=25$, $E_G = 5.8$ eV) and TiO_2 ($k=80$, $E_G=3.2$ eV) with three distinct set of k and E_G values. Al_2O_3 with highest E_G shows lowest gate leakage while TiO_2 with lowest E_G shows highest leakage in these set of oxides. TiO_2 and ZrO_2 shows maximum positive threshold shift, while Al_2O_3 shows lower positive shift compared to others. High temperature operation of these devices shows promising results, thus making these MOSHFETs ideal candidate for next generation power electronics. To maximize both E_G and k value out of these materials we develop hybrid oxide stack by combining ZrO_2 and Al_2O_3 .

The drain current density in typical depletion mode AlGaN-channel devices is well below 1 A/mm where for GaN-channel devices it is 1-2 A/mm. In this dissertation, incorporating the hybrid oxide with perforated channel geometry we fabricated depletion (D-) and enhancement (E-) mode $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFETs. Perforated channel shows significant reduction in access resistance and hybrid oxide allows positive gate bias application as high as +12 V, that enable realization of drain current density of 1.3 A/mm and 0.48 A/mm respectively, for depletion and enhancement mode MOSHFETs while maintaining extremely low gate leakage. The superior device performance discussed in this dissertation demonstrates that UWBG AlGaN channel D- and E-mode devices are promising for power electronics.

TABLE OF CONTENTS

Dedication	iii
Acknowledgements	iv
Abstract	vii
List of Tables	xii
List of Figures	xiii

CHAPTER 1: INTRODUCTION AND BACKGROUND TECHNICAL INFORMATION.....

1.1 III-Nitride material properties:.....	1
1.2 Polarization Induced 2-D Electron Gas in III-Nitride material system:	8
1.3 Sheet carrier concentration and mobility in AlGaN/GaN heterostructure:.....	15
1.4 III-Nitride Heterostructure Field Effect Transistor (HFET) operation:.....	18
1.5 Role of Ohmic Contact Resistance in HEMT Performance:	20
1.6 Gate Leakage in HFET:	25
1.7 Metal Oxide Semiconductor Heterostructure Field Effect Transistor (MOSHFET):	25
1.8 Problem Identification and Technical Approach:	32
1.9 Thesis Outline:	35

CHAPTER 2: STATE OF THE ART AIGAN-CHANNEL DEVICE PERFORMANCE PRIOR TO THIS WORK

CHAPTER 3: GATE LEAKAGE AND THRESHOLD VOLTAGE CONTROL IN UWBG ALGAN-CHANNEL MOSHFETS USING HIGH-K ALD DIELECTRICS	46
3.1 Background:	46
3.2 Experimental Details:.....	49
3.3 MOSHFET Characterization:	71
3.4 Summary:	102
CHAPTER 4: DEPLETION MODE HIGH CURRENT MOSHFET DEVICES	104
4.1 Background:	104
4.2 Experimental Details:.....	106
4.3 Device Characterization:.....	119
4.4 Summary	127
CHAPTER 5: ENHANCEMENT MODE MOSHFET DEVICES	128
5.1 Background:	128
5.2 Experimental Details:.....	132
5.3 Summary:	140
CHAPTER 6: TEMPERATURE CHARACTERISTICS OF HIGH-CURRENT UWBG ENHANCEMENT AND DEPLETION MODE ALGAN-CHANNEL MOSHFETS.....	142
6.1 Background:	142
6.2 Temperature dependent characterization:	142
6.3 Temperature induced threshold instability mechanism:	145
6.4 Summary:	151

CHAPTER 7: CONCLUSION AND FUTURE WORK SUGGESTION	152
7.1 Conclusion:	152
7.2 Future Work:	154
References	161

LIST OF TABLES

Table 1.1 Comparison of physical parameters of Epitaxial GaN layers as well as Bulk GaN crystals against Si and 4H-SiC at 300K.....	4
Table 2.1 Summary of key research results on AlGaN-channel transistors	38
Table 3.1 Metal work function.....	60
Table 3.2 Summary of MOSHFET device characteristics with different ZrO ₂ thickness before and after the 300 °C anneal.....	74
Table 3.3 Summary of key transistor parameters. Here k is the dielectric constant, E_g is the bandgap of the gate dielectric, q is the elementary charge.....	85
Table 3.4 Summary of electron mobility variation with temperature for different dielectrics	101

LIST OF FIGURES

Figure 1.1 Plot of electric field vs position for a one-sided, uniformly doped junction, from which the definition of critical electric field is derived.....	6
Figure 1.2 Geometry used for derivation of LFOM	6
Figure 1.3 (a)Room temperature LFOM and BFOM versus Al content for AlGaN-channel HEMTs, normalized to the 25 °C SiC BFOM value [10]. (b) 500 °C LFOM and BFOM versus Al content for AlGaN-channel HEMTs, normalized to the 25 °C SiC BFOM value [10].	9
Figure 1.4 Atomic orientation of the wurtzite Ga and N-face GaN.....	10
Figure 1.5 Polarization induced sheet charge density and direction of spontaneous and piezoelectric polarizations in strained and relaxed Ga and N- face AlGaN/GaN epilayers.	13
Figure 1.6 Charge distribution profile of a AlGaN/GaN heterostructure and corresponding conduction band diagram.	16
Figure 1.7 Density of two-dimensional electron gas (n_s) as a function of AlGaN barrier thickness [16].....	17
Figure 1.8 Schematic of (a) AlGaN/GaN HFET (b) $Al_yGa_{1-y}N/Al_xGa_{1-x}N$ ($y>x$) HFET with typical bias arrangement.....	19
Figure 1.9 DC IV characteristics of an (a) AlGaN/GaN and (b) $Al_{0.85}Ga_{0.15}N/Al_{0.65}Ga_{0.35}N$ HFET	21
Figure 1.10 On-off states of an ideal power switching transistor and power triangle for calculating output power.	22
Figure 1.11 Schematic showing total device resistance.....	22
Figure 1.12 Schematic presentation of source drain ohmic contact of GaN (a) and AlGaN-channel (b) devices. Corresponding band diagram showing the Schottky barrier height and depletion width.	24
Figure 1.13 Gate leakage current of an AlGaN-channel HFET.....	26
Figure 1.14 Schematic cross section of an insulated-gate HFET	26

Figure 1.15 (a) Gate leakage characteristics of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel HFET and SiO_2 MOSHFET fabricated on same wafer. (b) Transfer characteristics of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel HFET and SiO_2 MOSHFET.	28
Figure 1.16 (a) Calculated threshold voltage dispersion in MOSHFET as a function of SiO_2 thickness (b) Experimental data on threshold dispersion from reference [16]	30
Figure 1.17 Capacitance-voltage characteristics of HFET and SiO_2 -MOSHFET	31
Figure 1.18 (a) charge storing capacity in materials with different dielectric constant. (b) Capacitance-voltage characteristics of HFET and MOSHFETs with same thickness of SiO_2 and ZrO_2	33
Figure 2.1 (a) Temperature dependent drain current in $\text{Al}_{0.51}\text{Ga}_{0.49}\text{N}$ -channel HEMTs reported by Tokuda et. al (b) Similar temperature dependence on $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$ -channel reported by same group.....	41
Figure 2.2 (a) Schematic of a $n\text{-Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ Metal Oxide Semiconductor heterostructure field effect transistor (MOSHFET) with a doped barrier design (b) TLM plot for extracting contact and sheet resistances of $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ device. Inset shows the linear current-voltage plot (c) Transfer characteristics of the SiO_2 MOSHFET compared with that for the HFET (d) Temperature dependent gate leakage plot for the SiO_2 MOSHFET and the HFET.	45
Figure 3.1 Schematic of bulk and interfacial charge distribution in ALD oxide on $\text{Al}_x\text{Ga}_{1-x}\text{N}$ barrier layer.	48
Figure 3.2 Bandgap and dielectric constant for well-known oxides.....	48
Figure 3.3 (a) Schematic of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ epilayer design for this study (b) Sheet resistance mapping using Leighton contactless eddy current method (b) Mercury probe capacitance-voltage (C-V) characteristics of as grown $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET epilayer structure	50
Figure 3.4 (a) (b) Schematic presentation of a $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HEMT structure without back barrier and reverse graded contact layer (c) Cathodoluminescence of $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ structure (d,e) reciprocal space lattice mapping of HEMT structures without and with graded back barrier respectively.	52
Figure 3.5 Mobility as a function of Al mole fraction (x) in $\text{Al}_x\text{Ga}_{1-x}\text{N}$ s[10]	54
Figure 3.6 Simulated energy band diagram of a $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ structure with (left) and without (right) the reverse graded contact layer.....	54
Figure 3.7 Process flow for the baseline $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFET fabrication	56

Figure 3.8 (a) Plasma etch process (b) Schematic of mesa formation.....	56
Figure 3.9 (a) Ohmic contact formation by lowering Schottky barrier contacts via interfacial reaction between metal and semiconductor, resulting metal spike (b) reaction of metal with semiconductor resulting nitrogen vacancies and subsequent n-type doping.....	60
Figure 3.10 (a) Schematic diagram of TLM pattern (b) Resistance as a function of distance plot to extract contact and sheet resistances.....	63
Figure 3.11 Schematic of surface reaction during ALD deposition process	64
Figure 3.12 (a) The 3d core level XPS spectra (b) O 1 s photoelectron spectra of ZrO_2 dielectric (c) XRD of ZrO_2 dielectric film.	67
Figure 3.13 Microscopic (left) and SEM (right) image after gate lift-off	69
Figure 3.14 Microscopic image of the device after probe metal deposition.....	69
Figure 3.15 Capacitance-voltage (C-V) characteristics of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.	72
Figure 3.16 2DEG carrier density as a function of gate voltage of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.	73
Figure 3.17 Output characteristics of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ (a) HFET and MOSHFETs with 10 nm(B), 20 nm (C) and 30 nm (D) ZrO_2 . Numbers 1 and 2 represents the un-annealed and annealed condition respectively.....	76
Figure 3.18 Transfer ($I_{\text{DS}}-\text{V}_{\text{GS}}$) characteristics of HFET and high- k ZrO_2 MOSHFETs before (a) and after (b) 300 °C annealing.....	78
Figure 3.19 Gate leakage characteristics of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.....	80
Figure 3.20 (a) V_{TH} of un-annealed and annealed MOSHFETs with ZrO_2 thickness of 10, 20 and 30 nm. The dots show experimental value and dashed lines show fitting to analytical model. (b) Band diagram of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ MOSHFET showing the location and polarity of bulk and interface charges before (left) and after (right) annealing.	81
Figure 3.21 (a) Output characteristics of ZrO_2 MOSHFET. (b)The peak current comparison of different MOSHFETs and HFET at RT. (c)The peak current comparison of different MOSHFETs and HFET at 250°C.	83

Figure 3.22 (a) The transfer characteristics of HFET and MOSHFETs at RT. Inset shows the gate leakage current of HFET and MOSHFETs. (b) The transfer characteristics of HFET and MOSHFETs at 250°C.....	85
Figure 3.23 Temperature dependent gate leakage of (a) Al ₂ O ₃ (b) ZrO ₂ and (c) TiO ₂ MOSHFETs.....	86
Figure 3.24 Frequency dependent C-V characteristics of (a) Al ₂ O ₃ (b) ZrO ₂ and (c) TiO ₂ MOSHFET. Inset figures show the temperature dependent carrier concentration of corresponding MOSHFETs.....	89
Figure 3.25 (a) High- <i>k</i> ALD MOSHFET with Si ₃ N ₄ surface passivation. (b) Time diagram of Gate and Drain pulses.	93
Figure 3.26 Static and Pulse I-V characteristics measured on un-passivated (a) HFET, (b) Al ₂ O ₃ , (c) ZrO ₂ (d) TiO ₂ MOSHFETs. Pulse duration T _{ON} = 500 ns, pulse period T= 500 μs, Quiescent bias point V _{GSQ} , V _{DSQ} = (-12 V, 20 V).....	95
Figure 3.27 Static and Pulse I-V characteristics measured on Si ₃ N ₄ passivated (a) HFET, (b) Al ₂ O ₃ , (c) ZrO ₂ (d) TiO ₂ MOSHFETs. Pulse duration T _{ON} = 500 ns, pulse period T= 500 μs, Quiescent bias point V _{GSQ} , V _{DSQ} = (-12 V, 20 V).....	96
Figure 3.28 Pulsed drain current normalized to static drain current density for (a) un-passivated and (b) Si ₃ N ₄ passivated MOSHFETs	97
Figure 3.29 Temperature dependent mobility as a function of gate voltage for (a) HFET (b) Al ₂ O ₃ (c)TiO ₂ and (d) ZrO ₂ . Inset figures show power law fitting of mobility vs temperature plot to extract the power coefficient, α.	100
Figure 4.1 (a) Sheet resistance measured by Lehighton sheet resistance mapping system (b) C-V characteristics measured by mercury probe C-V measurement system.....	107
Figure 4.2 Process flow for the perforated-channel (PC) Al _{0.4} Ga _{0.6} N-channel MOSHFET fabrication	108
Figure 4.3 Schematic of epitaxial heterostructure and device geometry of perforated-channel Al _{0.65} Ga _{0.35} N/Al _{0.4} Ga _{0.6} N MOSHFET device.	108
Figure 4.4 (a) layout of the perforated channel MOSHFET (b) The optical and SEM image of the perforated channel (PC) MOSHFETs showing the conducting straits and isolation between them where, W _B = width of the blocking gaps and W _S = width of the conducting straits. (c) cross- sectional view of PC-MOSHFET where 1 and 2 represent the un-perforated and perforated portion respectively.....	109
Figure 4.5 I-V characteristics of a (a) conventional and (b) PC-MOSHFET	111

Figure 4.6 (a) Dielectric constant and bandgap plot of well-known oxide materials (b) Gate leakage characteristics of HFET and high- <i>k</i> ALD MOSHFETs.	113
Figure 4.7 Schematic diagram of PECVD chamber	115
Figure 4.8 Schematic of a reactive ion etching (RIE) chamber	118
Figure 4.9 (a) IV characteristics of MOSHFET in DC (solid lines), and pulse mode (open circles). (b) DC transfer curve and transconductance at $V_D=20$ V	120
Figure 4.10 (a) Effect of key factors incorporated in the MOSHFET design on (a) maximum drain current and (b) gate leakage current.	122
Figure 4.11 (a) Static (open circles) and pulsed (solid lines) I-Vs of PC-MOSHFET measured at different temperatures as indicated on the graph, pulse width =200 ns; pulse period = 500 μ s, $V_{GS}=+4$ V. (b) PC MOSHFET saturation current - temperature dependence in pulse mode (black symbols) and saturation current at room temperature in CW mode (horizontal dashed line). Similar technique was used for conventional geometry MOSHFET.	124
Figure 4.12 Breakdown characteristics of MOSHFETs with different gate-drain spacing.....	126
Figure 4.13 C-V characteristics of conventional and PC-MOSHFETs	126
Figure 5.1 (a) Conventional cascode GaN power converter (b) GaN power converter efficiency as a function of frequency (c) commercially available integrated E- mode/D-mode technology	129
Figure 5.2 Schematic of a recessed gate MOSHFET	131
Figure 5.3 major steps of E-mode device fabrication process	133
Figure 5.4 (a) Schematic layout of recessed gate MOSHFET and (b) Band diagram for epilayer structure of Figure 4.1 (a): without recessed barrier (top) and recessed barrier (bottom).....	135
Figure 5.5 (a) source- drain I-V characteristics of a recessed-gate E-mode Al_2O_3 - ZrO_2 /PC-MOSHFET with $L_G=2\mu m$, $L_{SD}=6\mu m$ and gate-width $W_G=50\mu m$ (b) DC and pulsed I-v characteristics of E-mode PC-MOSHFET (c) N_s and μ - V_G dependencies for the E-mode MOSHFET device.	137
Figure 5.6 (a) Semi-log double- sweep transfer characteristics measured at $V_{DS}=+20$ V for the E-mode device of Fig. 3. The transfer curve for a D-mode device at $V_{DS}=+20$ V is shown for comparison. Also plotted is the gate leakage current of the E-mode device.	139
Figure 5.7 Breakdown voltage data for the E-mode device of this study.....	139

Figure 5.8 Comparison of our reported results with $I_{D\text{MAX}}$ and V_{TH} of some normally-off wide bandgap GaN as well as UWBG AlGaIn and Ga ₂ O ₃ channel HEMTs reported in literature.	141
Figure 6.1 Drain current density of D- (a) and E-mode (b) devices at room temperature and 150 °C (c) Drain current plot as a function of temperature for D- and E-mode devices.	144
Figure 6.2 (a) Temperature-dependent threshold voltages for D- and E-mode devices. The V_{TH} shifts from RT to 150 °C are -2.9 V for E-mode and + 1.7 V for D-mode MOSHFETs; For comparison, the V_{TH} shift of +0.2 V for Schottky-gate D-mode HFET is also shown. (b) Power law fitting of mobility versus temperature to extract power law indices (α).	146
Figure 6.3 Temperature dependent subthreshold swing (SS) for D and E mode devices.	147
Figure 6.4 Frequency dependent C-V characteristics of D- (a) and E-mode (b) MOSHFETs.	147
Figure 6.5 the temperature dependence of interface state density (D_{it}) and oxide charge (Q_{ox})	149
Figure 6.6 Experimental and simulated V_{TH} shift as a function of temperature. The simulated data were achieved using 1-D Poisson solver.	149
Figure 6.7 Schematic energy band diagram showing the trap energy level (E_{t}) and position of the Fermi level relative to E_{t}	150
Figure 7.1. Schematic of monolithically integrated D and E mode MOSHFET	155
Figure 7.2 Major Processing steps (a) MESA isolation between Depletion and Enhancement mode (b) Ohmic (Source/Drain) contact formation (c) E-mode device gate definition and recess (d) Al ₂ O ₃ -ZrO ₂ gate insulator deposition using Atomic Layer Deposition (ALD) technique and ohmic contact (Source/Drain) region opening (e) D and E-mode device gate definition with photoresist (f) D and E-mode device gate metallization and interconnections	157
Figure 7.3 MOSHFET device with field plate design	158
Figure 7.4 (a) source and drain ohmic region recessed for n+GaIn regrowth (b) n+GaIn regrown contacts.	160

CHAPTER 1: INTRODUCTION AND BACKGROUND TECHNICAL INFORMATION

1.1 III-Nitride material properties:

Electronic products have become a major part of our daily lives. High electron mobility transistors (HEMTs) are tiny electronic switches that serves as cornerstone in many electronic products including computers, electric vehicles (EV's), cell-phones and 5G transmitters. One of the promising materials for the next generation power electronics are compound semiconductors formed from Group III metals and nitrogen (III-Nitrides). III-Nitrides are direct bandgap compound semiconductor material system that includes binary materials such as AlN, GaN, InN as well as their ternary and quaternary alloys. III-Nitride based switches have attracted attention due to their high-power handling capabilities for compact consumer electronic charging, III-Nitride based charger- which is designed for phones, tablets, laptops etc, the size is about half that of conventional chargers, while offering fast charging capabilities. Now III-Nitride devices are becoming major part of electric vehicle controls in modern transportation. Recently, a large number of hybrid and EV automakers are investing in III-Nitride technology that can enable higher power conversion efficiency, reduced system cost and weight compared to their traditional silicon counterparts. These materials are of wide interest due to the large range of available bandgaps ranging from 0.7 eV (InN) and 6.2 eV (AlN) [1][2]. The large range of available

bandgaps make these materials important for various applications ranging from optoelectronics, power electronics, and high frequency high power devices.

GaN, one of the most prominent materials from III-N group has already started making a remarkable impact in the area of power and RF electronics [3]. Over the last three decades, GaN based High Electron Mobility Transistors (HEMTs) have attracted intense research attention for high power and high frequency applications due to its attractive intrinsic material properties [4][5]. Lot of effort in both academia and industry is going on to utilize its full potential as high power and high frequency device. As a result, GaN-based RF power amplifiers are currently overtaking RF power amplifier market share. GaN is making an impact in the high-performance power electronics market as well, due to the low on-resistance and high breakdown voltages for GaN devices with smaller dimensions compared to Si devices, enabled by the higher critical breakdown field. These HEMTs work more reliably than Si in harsh environments, like temperatures beyond 300 °C, or in chemically non-inert environment which is belligerent to Si [6]. Accompanying this continuous effort, successful commercialization of GaN based HEMTs has already been started [6][7]. Among the semiconductors for which power devices are already available in the market, GaN has the widest energy gap, the largest critical field, and the highest saturation velocity, thus making it superior candidate for power electronics application [8]. Table 1.1 shows the comparison of different materials to design power semiconductor devices. SiC and GaN have large band gaps (E_G). These SiC and GaN are considered as wide bandgap materials. Wide bandgap results in very low intrinsic carrier concentration (n_i) following, $n_i = \sqrt{N_C N_V} e^{\frac{-E_G}{2kT}}$ [9]. Whereas Si based devices could not operate above ~200 °C efficiently, these wide bandgap materials ensure high temperature operations.

Table 1.1 shows that SiC and GaN both have higher critical electric fields (E_c) than Si. This is very crucial requirement for materials used in designing power semiconductor devices. Following equation shows the relation between material bandgap and critical electric field [4]

$$E_c = 1.73 \times 10^5 (E_g)^{2.5} \text{ (for direct band gap)} \quad (1.1)$$

$$E_c = 2.38 \times 10^5 (E_g)^2 \text{ (for indirect band gap)} \quad (1.2)$$

Breakdown voltage is one of the key metrics for power semiconductor devices that depends on critical electric field. Among the materials in Table 1.1, GaN has the highest critical electric field due to its large band gap (~ 3.4 eV). Compared to Si, the critical electric field is 10 times higher for GaN. This means that 10 times the voltage can be applied to GaN devices for a given device dimension compared to Si devices. If the device is switched on, the remaining on-state resistance R_{on} defines device losses at this condition. As the specific on resistance scales with the length of the device drift region to maintain a given breakdown voltage, the more compact GaN devices feature much lower on-resistance as possible with Si devices. Additionally, due to the electron transport properties of AlGaIn/GaN HEMTs, the specific on-resistance is almost two orders of magnitude lower compared to Si power devices with the same voltage rating. Thus, GaN power devices demonstrate high breakdown voltage and high current density simultaneously and feature small semiconductor area.

Power switching devices based on different semiconductor materials are compared using their figure of merit (FOM). For vertical devices such as p-i-n diodes it is known as unipolar figure of merit (UFOM), often referred as Baliga figure of merit (BFOM) which

Table 1.1 Comparison of physical parameters of Epitaxial GaN layers as well as Bulk GaN crystals against Si and 4H-SiC at 300K

Properties	Si	4H-SiC	GaN (Epitaxial)	GaN (Bulk)
Bandgap, E_G (eV)	1.11 (indirect)	3.26 (indirect)	3.42 (direct)	3.42 (direct)
Intrinsic carrier concentration, n_i (cm^{-3})	1.5×10^{10}	5×10^{-9}	2×10^{-10}	--
Critical Electric Field, E_{crit} (MV/cm)	0.3	2.2	2	3.3
Relative dielectric constant, ϵ_r	11.9	10.1	9	9
Thermal Conductivity, k (W/K.cm)	1.5	4.9	1.3	2.3
Electron Mobility, μ_e (cm^2/Vs)	1350	900	1150 2000 ^a	1150 2000 ^a
Saturation velocity, V_{sat} (10^7 cm/s)	1	2	3	3
$BFM_{Si}, \epsilon_r \mu_e E_{crit}^3$	1	223	190 330 ^a	850 1480 ^a
$BHFFM_{Si}, \mu_e E_{crit}^2$	1	45	36 63 ^a	98 170 ^a
$JFFM_{Si}, \frac{V_{sat} E_{crit}}{2}$	1	215	400	1090
Maximum estimated operation temperature, T_{max} ($^{\circ}\text{C}$)	200	500	700	700

^a Most of the GaN power devices realized today depends on the two-dimensional electron gas (2DEG) properties at the AlGaN/GaN interface, the 2DEG related data are presented with the letter a

can be derived based on the electric field versus the position curve shown in Figure 1.1. The area under the curve represents the breakdown voltage, V_{BR} , yielding $V_{BR} = \frac{E_C W_D}{2}$. Again, from Gauss' law, $\epsilon E_C = q N_D W_D$. Combining these two equations the breakdown voltage can be expressed as, $V_{BR} = \frac{\epsilon E_C^2}{2q N_D}$. Assuming that electron transport is due to drift only (hence the name “unipolar”), the resistance of the drift region times its area (termed the “specific on-resistance” with units of $\Omega\text{-cm}^2$) is $R_{on-sp} = \frac{W_D}{q \mu_n N_D}$ where R_{on-sp} represents the specific on-resistance and μ_n is the bulk mobility in the drift region. Hence, the Baliga figure of merit, [10]

$$BFOM = \frac{V_{BR}^2}{R_{on-sp}} = \frac{\epsilon \mu_n E_C^3}{4} \quad (1.3)$$

This formula is applicable for vertical devices as it is derived using the vertical device geometry. However, for lateral devices a similar formula can be derived using lateral device geometry shown in Figure 1.2 that is known as the lateral FOM (LFOM) [11]. The top portion of the figure depicts the electric field profile between the gate and drain of the device (separated by a distance L), which is the region that supports the blocking voltage and is analogous to Figure 1.1. In this case, the electric field is uniform in position rather than a linear function of it. This is an idealization and in real devices the electric field tends to peak near the drain-side edge of the gate, although structures such as field plates are intended to make the field as uniform as possible. Thus, the profile shown is the optimum case. The bottom position of Figure 1.2 indicates a sheet density of electrons n_s (unit cm^{-2}) in the channel of the device, which flow parallel to the surface of the device, along the channel of length L (mentioned above) and width W . The key difference here compared to the vertical geometry described above is that the current




Figure 1.1 Plot of electric field vs position for a one-sided, uniformly doped junction, from which the definition of critical electric field is derived.




Figure 1.2 Geometry used for derivation of LFOM

direction is parallel to the cross-sectional area of the device LW rather than perpendicular to it as is the case for the vertical geometry. Based on the configuration depicted in Figure 1.2, the breakdown voltage is seen to be $V_B = E_C L$. Further, the specific on-resistance is given by $R_{on,sp} = L^2 / q\mu_{ch}n_s$. Here, μ_{ch} is the *channel* mobility, which may not be the same as the bulk mobility. Combining these two expressions yields the expression for the LFOM

$$LFOM = \frac{V_{BR}^2}{R_{on-sp}} = qn_s\mu_{ch}E_C^2 \quad (1.4)$$

In the power switching field, it is common to compare Si, SiC, GaN, AlN, and $\text{Al}_x\text{Ga}_{1-x}\text{N}$ alloys even though Si and SiC are vertical devices and the III-N materials can be either lateral or vertical.

While noteworthy progress has been achieved in GaN electronics over the past two decades, for the research community it is high time to look for material systems that can overcome the limitations of GaN in terms of performance and power efficiency. Ultrawide-bandgap (UWBG) semiconductor materials ($E_G > 3.4 \text{ eV}$) such as AlGaIn/AlN, diamond, Ga_2O_3 , cubic BN etc are now materials of interest to the community. The AlGaIn Alloys have very good fundamental physical properties. They have direct bandgap significantly wider bandgap (3.4 to 6.2 eV) than the 3.4 eV of GaN, high breakdown fields ($>10 \text{ MV/cm}$ for AlN), high electron mobility (bulk mobilities up to $1000 \text{ cm}^2/\text{V-s}$) and high saturation velocity ($>10^7 \text{ cm s}^{-1}$) [12]. As seen from the BFOM and LFOM expressions, the device performance scale with increasing bandgap in a highly nonlinear manner, UWBG AlGaIn materials have potential for superior performance than conventional WBG materials. Baca et. al presented that, Under the assumption $n_s \sim 1 \times 10^{13} \text{ cm}^{-2}$, the room temperature LFOM is larger than GaN BFOM and both LFOM and BFOMs are larger than SiC BFOM (Figure

1.3 (a)) [10]. The trend is similar for other practical choices of n_s . However, the room temperature FOMs for $\text{Al}_x\text{Ga}_{1-x}\text{N}$ alloys are smaller than GaN's for $x < 0.5$ for the BFOM and for $x < 0.8$ for the LFOM. Figure 1.3 (a) also shows that the BFOM is favored over the LFOM at $x > 0.5$. The FOM analysis favors the $\text{Al}_x\text{Ga}_{1-x}\text{N}$ alloys at all compositions at 500 °C, as illustrated in Figure 1.3 (b). Both the lateral and vertical device FOMs are greater than those for GaN. In addition, both the BFOM and LFOM are better than the 25 °C BFOM for SiC. The true potential for HEMTs based on the $\text{Al}_x\text{Ga}_{1-x}\text{N}$ alloys lies in the high Al-content compositions of $x > 0.8$ at room temperature or at all x for 500 °C.

The above discussion shows the potential of Ultra-wide Band Gap (UWBG) ($E_G > 3.4$ eV) $\text{Al}_x\text{Ga}_{1-x}\text{N}$ channel devices for compact next-generation power electronics [12][13]. The huge opportunity in consumer electronics is the major driving force behind the recent developments of UWBG AlGaIn-channel HEMTs.

1.2 Polarization Induced 2-D Electron Gas in III-Nitride material system:

One of the unique features of III-nitride system is its polarization effect as a consequence of the non-centrosymmetry of its wurtzite structure and the high degree of ionicity of the covalent metal-nitrogen bonds. Experimental and theoretical investigations have shown that macroscopic polarization effect have great influence on the characteristics, performance, and response of nitride heterostructure devices grown on c-plane.

Figure 1.4 Shows the wurtzite crystal structure of Ga and N- face GaN. In the absence of external electric fields, the total macroscopic polarization P of a GaN or AlGaIn layer is the sum of the spontaneous polarization P_{SP} in the equilibrium lattice, and the strain induced or piezoelectric polarization P_{PE} . As the spontaneous polarization depends on the




Figure 1.3 (a) Room temperature LFOM and BFOM versus Al content for AlGaIn-channel HEMTs, normalized to the 25 °C SiC BFOM value [10]. (b) 500 °C LFOM and BFOM versus Al content for AlGaIn-channel HEMTs, normalized to the 25 °C SiC BFOM value [10].




Figure 1.4 Atomic orientation of the wurtzite Ga and N-face GaN

structural parameters, there are some quantitative differences in the polarization of GaN and AlN. The increasing nonideality of the crystal structure going from GaN to AlN corresponds to an increase in spontaneous polarization. Polarizations are considered in [0001] directions, since this is the direction along which epitaxial films and AlGaIn/GaN heterostructures are grown. The spontaneous polarization along the c-axis of the wurtzite crystal is $\mathbf{P}_{SP} = P_{SP}\mathbf{z}$. The piezoelectric polarization can be calculated with the piezoelectric coefficients e_{33} and e_{31} as [14],

$$P_{PE} = e_{33}\epsilon_z + e_{31}(\epsilon_x + \epsilon_y) \quad (1.5)$$

where a_0 and c_0 are the equilibrium values of the lattice parameters, $\epsilon_z = \frac{c-c_0}{c_0}$ is the strain along the c -axis, and the in-plane strain $\epsilon_x = \epsilon_y = \frac{a-a_0}{a_0}$ is assumed to be isotropic. The relation between the lattice constants of the hexagonal GaN is given by,

$$\frac{c-c_0}{c_0} = -2 \frac{C_{13}}{C_{33}} \frac{a-a_0}{a_0} \quad (1.6)$$

where C_{13} and C_{33} are elastic constants. Using the equations (1) and (2), the amount the amount of piezoelectric polarization in the c -axis can be determined by,

$$P_{PE} = 2 \frac{a-a_0}{a_0} \left(e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right) \quad (1.7)$$

For any composition of AlGaIn, the part $\left[e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right] < 0$, thus the piezoelectric polarization is negative for tensile and positive for compressive strained barriers, respectively. The spontaneous polarization for GaN and AlN is negative, meaning that for Ga-face heterostructures the spontaneous polarization is pointing towards the substrate. As a result, the alignment of the piezoelectrical and spontaneous polarization is parallel in the

case of tensile strain, and antiparallel in the case of compressively strained top layers. If the polarity flips over from Ga-face to N-face material, the piezoelectric, as well as the spontaneous polarization changes its sign. At the interface of a top/bottom layer (AlGa_N/Ga_N or Ga_N/AlGa_N) heterostructure the total polarization charge can decrease or increase within a bilayer, causing a polarization sheet charge density defined by,

$$\begin{aligned}\sigma &= P_{top} - P_{bottom} \\ &= \{P_{SP,top} + P_{PE,top}\} - \{P_{SP,bottom} + P_{PE,bottom}\} \quad (1.8)\end{aligned}$$

If the polarization induced sheet charge density is positive ($+\sigma$), it will attract equal number of free electrons to compensate the polarization induced charge in order to maintain the charge neutrality. These electrons will form a 2DEG with a sheet carrier concentration n_s . A negative sheet charge density ($-\sigma$) will cause an accumulation of holes at the interface.

Figure 1.5 shows six different possible combinations of spontaneous and piezoelectric polarization for Ga and N-face AlGa_N/Ga_N structure. For a Ga-face AlGa_N on top of Ga_N heterostructure, the polarization induced sheet charge is positive. Even if the heterostructure is relaxed (AlGa_N thickness \gg 65 nm), electrons will be confined at the interface because of the difference in spontaneous polarization of Ga_N and AlGa_N. If this heterostructure is grown pseudomorphic (Figure 1.5 (b)) the piezoelectric polarization of the tensile strained AlGa_N barrier will increase the difference $P_{AlGa_N} - P_{Ga_N}$, so as the sheet charge $+\sigma$ and the sheet carrier concentration n_s . For N-face AlGa_N/Ga_N heterostructures, the spontaneous and piezoelectric polarization have opposite directions




Figure 1.5 Polarization induced sheet charge density and direction of spontaneous and piezoelectric polarizations in strained and relaxed Ga and N- face AlGaN/GaN epilayers.

in comparison to the Ga-face structure. The polarization induced sheet charge is negative, and holes can be accumulated at this interface (Figure 1.5 (d) and (e)). In N-face heterostructures, electrons will be confined if GaN is grown on top of AlGa_xN, due to the positive sheet charge which will be formed in this case Figure 1.5 (f). The amount of polarization induced sheet charge density at the AlGa_xN/GaN interface for any x value of Al_xGa_{1-x}N can be estimated using the following formulas:

Lattice constant:

$$a(x) = 3.189 - 0.077x \text{ (\AA)}, \quad (1.9)$$

Elastic constants:

$$C_{13}(x) = (5x + 103) \text{ GPa}, \quad (1.10)$$

$$C_{33}(x) = (-32x + 405) \text{ GPa}, \quad (1.11)$$

Piezoelectric constants:

$$e_{31}(x) = (-0.11x - 0.49) \frac{\text{C}}{\text{m}^2}, \quad (1.12)$$

$$e_{33}(x) = (0.73x + 0.73) \frac{\text{C}}{\text{m}^2} \quad (1.13)$$

Spontaneous polarization:

$$P_{SP}(x) = (-0.052x - 0.029) \frac{\text{C}}{\text{m}^2} \quad (1.14)$$

The total polarization induced sheet charge density in an undoped pseudomorphic N-face GaN/AlGa_xN/GaN heterostructure can be estimated using the above equations:

$$|\sigma(x)| = |P_{PE}(Al_xGa_{1-x}N) + P_{SP}(Al_xGa_{1-x}N) - P_{SP}(GaN)|$$

$$|\sigma(x)| = \left| 2 \frac{a(0)-a(x)}{a(x)} \left\{ e_{31}(x) - e_{33}(x) \frac{c_{13}(x)}{c_{33}(x)} \right\} + P_{SP}(x) - P_{SP}(0) \right| \quad (1.15)$$

1.3 Sheet carrier concentration and mobility in AlGaIn/GaN heterostructure:

Based on the above discussion, a charge distribution profile of an AlGaIn/GaN heterostructure is presented in Figure 1.6, where $\pm\sigma_{AlGaIn}$ is the $Al_xGa_{1-x}N$ polarization induced charge, $\pm\sigma_{GaN}$ is the GaN polarization induced charge. Beside these two dipoles, another dipole is present in the structure which is due to the 2DEG and ionized surface charge σ_s . These three dipoles are equivalent to three planar plate capacitors C_1 , C_2 and C_3 respectively. Each of these capacitors has nonzero electric field between its two parallel planes and has no effect on electrons outside its inner body. The internal electric field intensity of a planar plate capacitor is given by $E = \sigma/\epsilon$, where σ is the number of total charges on opposite planes, ϵ is the dielectric constant of the dielectric medium of the capacitor. In the area where two or more pairs of charged planes overlap, the total electric field is the algebraic sum of individual electric fields. Thus, the net electric field in the AlGaIn layer is determined by the electric fields across C_1 and C_2 , i.e., the sum of electric fields due to AlGaIn polarization-induced charge and the 2DEG [15]:

$$\frac{\Delta V_{AlGaIn}(x)}{d} = \frac{\sigma_{AlGaIn}(x)}{\epsilon(x)} - \frac{qn_s(x)}{\epsilon(x)} \quad (1.16)$$

where ΔV_{AlGaIn} is the potential drop across the conduction band of the $Al_xGa_{1-x}N$ surface and the AlGaIn/GaN interface, d is the thickness of AlGaIn layer, σ_{AlGaIn} is the polarization-induced charge in the $Al_xGa_{1-x}N$ layer, n_s is the sheet charge density of the 2DEG, q is the electron charge and ϵ is the dielectric constant of the $Al_xGa_{1-x}N$ layer. As seen from the band diagram (Figure 1.6), the potential drop can be expressed as

$$\Delta V_{AlGaIn}(x) = q\phi_b(x) + E_F(x) - \Delta E_C(x) \quad (1.17)$$




Figure 1.6 Charge distribution profile of a AlGaIn/GaN heterostructure and corresponding conduction band diagram.

where φ_b is the surface barrier height, E_F is the Fermi level position with respect to the GaN conduction band edge at the AlGa_N/GaN interface and ΔE_C is the conduction band discontinuity between GaN and AlGa_N at the interface. Based on equations (1.16) and (1.17), the 2DEG sheet charge density can be expressed as,

$$n_s(x) = \frac{\sigma_{AlGaN}(x)}{q} - \frac{\varepsilon(x)}{qd^2} (q\varphi_b(x) + E_F(x) - \Delta E_C(x)) \quad (1.18)$$

Figure 1.7 shows typical 2DEG density as a function of the Al_xGa_{1-x}N barrier thickness for x=0.35. The 2DEG starts forming at a barrier thickness of ~ 25 Å and saturates at ~ 250 Å.




Figure 1.7 Density of two-dimensional electron gas (n_s) as a function of AlGa_N barrier thickness [16].

1.4 III-Nitride Heterostructure Field Effect Transistor (HFET) operation:

The operation principle of an AlGa_N/Ga_N HEMT is similar to an n-channel depletion mode Si-MOSFET with AlGa_N replacing the SiO₂ and the 2DEG replacing the n-channel. Unlike any other field effect transistors, the AlGa_N/Ga_N HEMTs do not need any doping for conduction. Due to the presence of the polarization fields, as discussed in the previous section, a 2D potential well is formed at the hetero interface attracting all the electrons from the barrier and thereby confining them in the narrow potential well (see Figure 1.6). For AlGa_N/Ga_N HFET, the 2DEG is located in the i-GaN close to the AlGa_N-Ga_N interface as shown in Figure 1.6.

AlGa_N/Ga_N HFETs are depletion mode or normally-ON field effect transistors, therefore these transistor devices do not require any gate bias for drain current conduction. The drain current can be controlled by applying a negative/positive bias on the gate. A negative bias on the gate will deplete the electrons in the 2D channel thereby reducing the drain current. The schematic layout of a typical AlGa_N/Ga_N and an Al_yGa_{1-y}N/Al_xGa_{1-x}N ($y > x$) HFET is shown in Figure 1.8. Typically, the barrier Al composition is 20-30% higher than the channel Al composition.

When a bias is applied across the drain and source, the conduction takes place through electrons in the 2DEG resulting in drain current, I_{ds} . The amount of the drain current flowing in the device can be controlled by the gate bias applied to the gate terminal.

The drain saturation current of an HFET at zero gate bias is given by the equation [17]:

$$I_{ds,0} = \frac{V_T^2}{1 + \beta R_S V_T + \sqrt{1 + 2\beta R_S V_T + \frac{V_T^2}{V_L^2}}} \quad (1.19)$$




Figure 1.8 Schematic of (a) AlGaIn/GaN HfET (b) Al_yGa_{1-y}N/Al_xGa_{1-x}N (y>x) HfET with typical bias arrangement

where $\beta = \mu C_i / L_G$, C_i is the gate to channel capacitance per unit area and L_G is the gate length, μ is the electron mobility in the 2DEG, R_S is the source to gate series resistance

$$V_L = v_s L_G / \mu, v_s \text{ is the electron saturation velocity}$$

V_T is the transistor threshold voltage

The threshold voltage of an AlGaIn/GaN HFET can be estimated from the equation:

$$V_T = \frac{q n_s d}{\epsilon \epsilon_0} \quad (1.20)$$

Where q is the charge of an electron (1.6×10^{-19} C), n_s is the 2DEG charge density in cm^{-2} , d is the AlGaIn barrier thickness, ϵ is the dielectric constant of the AlGaIn barrier and ϵ_0 is the permittivity in vacuum (8.85×10^{-14} F/cm).

Figure 1.9 (a) and (b) show the typical DC IV characteristics of an AlGaIn/GaN and an $\text{Al}_y\text{Ga}_{1-y}\text{N}/\text{Al}_x\text{Ga}_{1-x}\text{N}$ HFET respectively. For the AlGaIn-channel HFET the channel and barrier Al composition are 65% and 85% respectively. As seen from the figures, the peak drain current density for GaN-channel and $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$ -channel HFETs are ~ 750 mA/mm and ~ 45 mA/mm respectively.

1.5 Role of Ohmic Contact Resistance in HEMT Performance:

In power switching application, transistors are switched between their off and on states as shown in Figure 1.10. These devices are the centerpiece of power electronic circuits. Two important parameters of a power switching transistor are the off-state blocking voltage as known as breakdown voltage (V_{br}), and on-state resistance (R_{on}), many times given as the specific on-resistance, $R_{on,A}$ ($R_{on,sp}$), to take into account the total area of the transistor (A). The vertical and horizontal red lines in Figure 1.10 shows the ideal




Figure 1.9 DC IV characteristics of an (a) AlGaN/GaN and (b) $Al_{0.85}Ga_{0.15}N/Al_{0.65}Ga_{0.35}N$ HFET




Figure 1.10 On-off states of an ideal power switching transistor and power triangle for calculating output power.




Figure 1.11 Schematic showing total device resistance

switching condition: in the on state the R_{on} should be as low as possible, thus allowing maximum drain current and in the off state the device should offer maximum possible blocking voltage.

$$P_{out,max}^{linear} = \frac{V_{swing} \times I_{swing}}{8} \quad (1.21)$$

$$V_{swing} = V_{br} - V_{knee} \quad (1.22)$$

As seen from the above equation the maximum output power depends on the product of V_{swing} and I_{swing} which are R_{on} dependent. Figure 1.11 shows that the total resistance

$$\begin{aligned} R_{total} &= 2R_C + R_{SG} + R_{CH} + R_{GD} \\ &= 2R_C + R_{access} + R_{CH} \\ &= R_{series} + R_{CH} \end{aligned} \quad (1.23)$$

1.5.1 Requirement of Ohmic Contact Formation:

Following are two basic requirements for ohmic contact formation: i) High channel electron affinity or matching metal work function and ii) High doping density that results in small tunneling barrier width for electrons. As shown in Figure 1.12 (a), in conventional AlGaIn/GaN HEMT, it has relatively high electron affinity ($\chi_S = 4.1$ eV) thus resulting in low barrier height ($\Phi_B = \Phi_m - \chi_S$). Also, the metals with similar work function result in small tunneling barrier. The typical ohmic contact is highly linear (see circled portion in Figure 1.9 (a)) with contact resistance (R_C) $\sim 0.1 \Omega\text{-mm}$. As a consequence, the current density is very high (typically > 1 A/mm) in GaN-channel HFETs. Figure 1.12 (b) shows that the barrier height at metal-high Al composition AlGaIn junction is much higher than that for




Figure 1.12 Schematic presentation of source drain ohmic contact of GaN (a) and AlGaN-channel (b) devices. Corresponding band diagram showing the Schottky barrier height and depletion width.

GaN-channel due to its low electron affinity (χ_s). As a result, the contact on undoped high-Al AlGaN is non-linear (Schottky) type as opposed to linear ohmic contact. High doping density results in reduction of the depletion width (W) at the metal semiconductor junction thus allowing electrons tunnel through the barrier that results in linear or ohmic contact.

1.6 Gate Leakage in HFET:

The next important parameter of an HFET is the gate leakage current. Figure 1.13 shows the Schottky gate IV characteristics of an AlGaN-channel HFET. Ni/Au is widely used as the Schottky contact for these AlGaN/GaN HFETs due to its high work function and superior sticking properties compared to other metals. III-Nitride HFET devices suffer from high gate leakage currents due to inevitable high density of surface states present at the AlGaN surface. The high-density barrier doping for making ohmic contact in high-Al AlGaN HFETs further increase the gate leakage current. Gate leakage current limits the device performance at high power level by device degradation. In large signal operation, HFET based circuits suffers from distorted output signal that arises from large signal overshoot due to limited forward gate swing.

1.7 Metal Oxide Semiconductor Heterostructure Field Effect Transistor (MOSHFET):

To solve the issue of high gate leakage current, significant progress has been made on metal-insulator-semiconductor-heterostructure-field-effect-transistor (MISHFET) and metal-oxide-semiconductor-heterostructure-field-effect-transistor (MOSHFET). In this approach the gate metal is separated from the AlGaN barrier surface by inserting a layer of insulating dielectric material thereby avoiding the high tunneling currents through the Schottky barrier. Figure 1.14 shows the cross-section schematic of an insulated gate




Figure 1.13 Gate leakage current of an AlGaIn-channel HFET




Figure 1.14 Schematic cross section of an insulated-gate HFET

HFET device. Khan et.al has demonstrated the first insulated gate structure on AlGa_{0.4}N/GaN HFETs using PECVD SiO₂ [18]. Figure 1.15 (a) shows the comparative gate leakage current of Al_{0.4}Ga_{0.6}N-channel HFET and MOSHFET fabricated on same wafer [19]. It shows the gate leakage in MOSHFET is suppressed by ~3 orders of magnitude compared to HFET in both forward and reverse gate voltage direction. Low gate leakage in the reverse direction increases the MOSHFET breakdown voltage compared to that for HFET. This approach also allows higher forward gate voltage swing compared to HFET while maintaining very low gate leakage. High forward gate voltage swing enables handling large signal overshoot. Figure 1.15 (b) shows the transfer characteristics (I_{DS} - V_{GS}) characteristics of the Al_{0.4}Ga_{0.6}N-channel HFET and SiO₂ MOSHFET. As seen from the figure, the use of 10 nm SiO₂ enables forward gate voltage swing up to +6 V, thus enabling 1.5× drain current compared to HFET.

1.7.1 MOSHFET characteristics:

In a SiO₂ MOSHFET device, the gate is isolated from the barrier AlGa_{0.4}N surface by a SiO₂ film deposited using PECVD. The key parameters that determine the performance of a MOSHFET devices are:

- (a) Threshold voltage
- (b) Gate-source capacitance
- (c) Gate leakage current

The threshold voltage of a MOSHFET depends on the thickness of the SiO₂ film. The equation used to estimate MOSHFET threshold voltage is [20]:

$$V_{T,MOSHFET} = V_{T,HFET} \left(1 + \frac{d_{ox}\epsilon_{AlGaN}}{\epsilon_{ox}d_{AlGaN}} \right) \quad (1.24)$$




Figure 1.15 (a) Gate leakage characteristics of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel HFET and SiO_2 MOSHFET fabricated on same wafer. (b) Transfer characteristics of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel HFET and SiO_2 MOSHFET.

where are SiO₂ and AlGa_{0.4}N barrier thickness respectively, ϵ_{AlGaN} is dielectric constant of AlGa_{0.4}N barrier (8.8 eV) and ϵ_{ox} is dielectric constant of SiO₂ (3.9 eV). From the above equation is it evident that, the MOSHFET threshold voltage increases with SiO₂ thickness, that means the gate require more negative voltage to deplete the 2D channel. Figure 1.16 (a) shows the GaN-channel MOSHFET threshold voltage dispersion as a function of oxide thickness estimated from above equation and Figure 1.16 (b) shows experimental data on GaN-channel MOSHFET [17]. In the calculation the barrier thickness is considered as 20 nm and the HFET threshold voltage as -4 V, typical value for GaN HFET devices.

The addition of an oxide layer adds an additional capacitance in series with the barrier capacitance, thus reducing the overall input capacitance according to the following formula:

$$\frac{1}{C_{MOS}} = \frac{1}{C_{HFET}} + \frac{1}{C_{ox}} \quad (1.25)$$

Figure 1.17 shows capacitance-voltage characteristics of an Al_{0.4}Ga_{0.6}N-channel HFET and MOSHFET fabricated on the same wafer. The MOSHFET device has 10 nm thick SiO₂ under the gate. It is clearly seen that the input capacitance dropped by more than two times compared to that of HFET. Another important device performance parameter is the transconductance, G_M . It is defined as the ratio of change in the drain current for a given change in the gate bias, $G_M = \frac{dI_{ds}}{dV_{gs}}$. The larger the transconductance figure for a device, the greater the gain it is capable of delivering, when all other factors are held constant. The transconductance is a direct function of the device input capacitance. Thus, lower input capacitance leads to lower value of transconductance compared to that of HFET.




Figure 1.16 (a) Calculated threshold voltage dispersion in MOSHFET as a function of SiO₂ thickness (b) Experimental data on threshold dispersion from reference [16]




Figure 1.17 Capacitance-voltage characteristics of HFET and SiO₂-MOSHFET

1.8 Problem Identification and Technical Approach:

- (1) In previous section we have discussed that, SiO₂ MOSHFET devices suppress the gate leakage, but it comes with more negative threshold voltage shift compared to HFETs. MOSHFET device with low gate leakage as well as low V_{TH} are required for medium power amplifier and several power electronics circuits [20]. The V_{TH} shift in GaN-channel devices are not that severe for two reasons: i) V_{TH} in GaN-channel is lower, so even increased V_{TH} in MOSHFET is acceptable and ii) the dielectric thickness in GaN-channel MOSHFET can be smaller because of better morphology. But the V_{TH} shift in AlGaIn-channel MOSHFETs must be controlled in order to make the device practically useful. Equation 1.24 shows that MOSHFET V_{TH} can be lowered decreasing the dielectric thickness d_{ox} or by using dielectric material with higher value of ϵ_{ox} . Reducing the gate oxide thicknesses leads to increased gate leakage due to tunneling which in turn leads to device degradation. Therefore, the alternate approach of using high- k dielectrics is a more promising approach to lower the V_{TH} while maintaining low gate leakage currents. The dielectric constant, ' k ' refers to a material's ability to concentrate an electric field. As demonstrated in Figure 1.18 (a), if one gate oxide has twice the dielectric constant of another, a given gate voltage will draw twice as much charge into the channel. Hence, having a higher dielectric constant means the insulator can provide increased capacitance between two conducting plates, thus storing more charge for the same thickness of insulator. Alternately, it can provide the same capacitance with a thicker insulator [21]. Figure 1.18 (b) shows that, use of high- k ZrO₂ ($k=25$) of same thickness of that of low- k SiO₂ ($k=3.9$) results in higher capacitance. In GaN-channel MOSHFETs, high- k dielectrics ($k > 20$) have showed




Figure 1.18 (a) charge storing capacity in materials with different dielectric constant. (b) Capacitance-voltage characteristics of HFET and MOSHFETs with same thickness of SiO₂ and ZrO₂

advantage for good channel controllability which leads to high ON/OFF current ratio, low sub-threshold slope. These characteristics enable low power loss at OFF-state and high efficiency in the power conversion system [22]. It is reasonable to expect the same benefits from high- k in AlGa N - channel devices, but this needs to be studied. This dissertation aims to develop high- k oxides for controlling the threshold voltage in ultrawide bandgap Al $_x$ Ga $_{1-x}$ N ($x>0.4$)-channel MOSHFETS while simultaneously maintaining extremely low gate leakage current and high enough input capacitance.

- (2) Despite the higher BFOM due to of its' high breakdown field, AlGa N devices have much lower peak currents as compared to Ga N channel devices due to higher channel and contact resistances. The state-of-the-art peak current density prior to this work was 0.8 A/mm while the typical values in Ga N -channel devices are 1-2 A/mm. Thanks to high- k dielectrics, it allows large forward gate swing compared to HFET, leading to ~ 1.5 - $2\times$ increase in drain current density. The higher is the current, the higher is the voltage drop across parasitic resistances thus increasing the channel temperature that in turns reduce the drain current. Hence it is important to minimize all components of access resistances by every means. Equation 1.23 shows that the total device resistance is composed of channel resistance (R_{CH}) under the gate and series resistance. Again, series resistance has two parts- contact resistance and access resistance. To minimize the access resistance and subsequent increase in drain current density beyond 1 A/mm in UWBG AlGa N -channel devices, this dissertation aims to develop processing approaches with following innovations:

- (i) Perforated-channel geometry, which have shown significant access resistance reduction in Ga N -channel devices.

(ii) hybrid gate insulator design ($\text{ZrO}_2/\text{Al}_2\text{O}_3$) combined with perforated channel geometry that enables realization of record high current depletion (D-) and enhancement mode (E-mode) UWBG AlGaIn-channel MOSFETs.

1.9 Thesis Outline:

The next six chapters provide a detailed description of various approaches that have been adopted to solve the above mentioned issues in high-Al composition UWBG AlGaIn channel devices and the state of the art results obtained by the adoption of these novel approaches.

Chapter 2 discusses the state of the art AlGaIn-channel device performance prior to this work.

Chapter 3 starts off with a description of epilayer that is used to fabricate ZrO_2 MOSFET. The chapter then goes to discuss the MOSFET fabrication process with high- k ALD ZrO_2 and subsequent annealing to understand the mechanism of threshold control. This chapter further discusses performance of AlGaIn-channel MOSFETs based on three different high- k dielectrics: ZrO_2 , Al_2O_3 and TiO_2 and establishes hybrid oxide ($\text{ZrO}_2/\text{Al}_2\text{O}_3$) for next generation devices. The techniques established in this chapter forms the essential backbone that enables the device results in the next chapters.

Chapter 4 discusses the improvement of series resistance in AlGaIn channel devices. To achieve a high current density it is extremely important to take care of all components of series resistance. The initial part of the chapter describes development of pseudomorphic epilayer structure to reduce the relaxation that potentially reduces the

scattering as well as channel resistance. The chapter then describes the application of a perforated channel approach in AlGa_N channel devices to reduce access resistance that was previously used in GaN channel devices. Incorporating the perforated channel technique with the hybrid oxide in the pseudomorphic structure enable realization of state of the art UWBG Al_xGa_{1-x}N ($x > 0.4$) channel devices with current density exceeding 1 A/mm.

In chapter 5, the importance of normally off devices in power electronics is discussed followed by literature survey for the state of the art normally off UWBG devices. The chapter then discusses the fabrication and characterization of enhancement mode (E-mode) UWBG Al_xGa_{1-x}N ($x > 0.4$)-channel devices with performance levels (peak current and threshold voltage) well over those reported in literature based high current E-mode devices that can open the door for AlGa_N based ICs. Similar to depletion-mode devices, the high current E-mode devices were fabricated using perforated channel technique and hybrid oxide.

Chapter 6 discusses temperature dependent device characteristics such as mobility, sheet carrier concentration, drain current density and threshold voltage. It provides a detailed analysis of temperature dependent threshold instability in D- and E-mode devices and explains potential mechanism of V_{TH} shift.

Chapter 7 summarizes the discussion followed by future work suggestions based on the state of the art AlGa_N-channel device results.

CHAPTER 2: STATE OF THE ART AlGaN-CHANNEL DEVICE PERFORMANCE PRIOR TO THIS WORK

Since early 2000, there has been considerable interest in developing ultrawide bandgap (UWBG) $\text{Al}_x\text{Ga}_{1-x}\text{N}$ channel Heterostructure Field Effect Transistors (HFETs) for high-temperature, high-voltage, and high-power applications. The motivation comes from the scaling of the UWBG $\text{Al}_x\text{Ga}_{1-x}\text{N}$ breakdown field with alloy composition. This should in principle lead to a much higher Baliga Figure of Merit (BFOM) [12][23][24].

Some of the key reports of the earlier work aimed at developing AlGaN channel devices are listed in the Table 2.1. Nanjo/Tokuda et.al. started research with high-Al composition AlGaN-channel HEMTs and demonstrated its importance for power and RF devices. They realized that, the higher bandgap in AlN compared to GaN combined with its comparable saturation velocity would make AlN or high aluminum mole fraction AlGaN suitable materials to increase the breakdown voltage without decrease of the drain current density. However, they realized that high aluminum mole fraction AlGaN or AlN would have increased the contact resistance significantly, thus they fabricated AlGaN HEMT with $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$ channel and $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ barrier [25]. Using Si implantation based ohmic contact formation technique, they demonstrated first AlGaN transistor operation with drain current (I_D) density of 0.13 A/mm at gate voltage (V_G) 2 V for a device with gate length (L_G) 1 μm , gate width (W_G) μm and distance between source and drain (L_{SD})

Table 2.1 Summary of key research results on AlGaIn-channel transistors

Group	Al% (y/x or x or x→y)	Barrier Doping	Contact Resistance ($\Omega\text{-cm}^2$)	Peak Currents (A/mm)	Breakdown Voltage (MV/cm)	Comments	Reference
Nanjo/Tokuda et.al.	40/20	Si- Implant Contact	1.2×10^{-3}	0.13	--	Mitsubishi Electric Adv. 2009	[25]
Nanjo/Tokuda et.al.	53/38	Si- Implant Contact	5.28×10^{-3}	0.11	1.6		[26]
Tokuda/Kuzahara et.al	86/51	Undoped	4.8×10^{-2}	0.025	1.2	Ohmic Contacts-Zr/Al/Mo/Au	[27]
Yafune/Kuzahara et.al	100/60	Undoped	1.9×10^{-2}	0.04	--	Ohmic Contacts-Zr/Al/Mo/Au	[28]
Baca et.al.	100/85	Undoped	--(non- linear)	0.002	0.81	n+ GaN regrown contact	[29]
Sakib/Khan et.al.	85/65	Doped	5.6×10^{-3}	0.25	0.9	Nonlinear Ohmic Contacts	[30]
Hu/Khan et.al.	65/45	Doped	1.4×10^{-5}	0.6	--	Linear Ohmic Contacts	[19]
Gaevski/Khan et.al.	65/40	Doped	1.35×10^{-5}	1.3	2.08	First AlGaIn-Channel D-mode with $I_{Dmax} > 1$ A/mm	[31]
Klein et.al.	85/70	Undoped	8.4×10^{-2}	0.035	--	AlGaIn-Channel E mode (recessed gate + fluorine treatment)	[32]
Douglas et. al.	45/30	Undoped	1.4×10^{-6}	0.1	--	AlGaIn-Channel E mode (p- $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ gate)	[33]
Shahab/Khan et.al.		Doped	1.35×10^{-5}	0.48	1.7	AlGaIn-Channel E-mode (recessed gate)	[34]

of 4 μm . Considering the first AlGaN device, this initial result was pretty good if compared with the first GaN HEMT I_D of 50 mA/mm with $L_G = 4 \mu\text{m}$, $L_{SD} = 10 \mu\text{m}$ [35] while later GaN devices exceeded 1 A/mm.

Following the first demonstration of AlGaN channel HEMT the same group reported enhanced breakdown characteristics with increasing Al composition [26]. The breakdown voltage was evaluated for Al composition from $x=0$ (GaN) to $x=0.38$. The average breakdown field was about 1.6 MV/cm and exceeded the GaN HEMT breakdown by $\sim 8\times$. In their devices, the enhanced breakdown voltage came with a sacrifice in the peak current density where they experience a decrease in I_D with the increase in Al mole fraction. These devices were without any field plate thus indicating potential improvement in breakdown field with the use of field plates.

Since then, Tokuda et. al., Yafune et.al., Baca et.al. and our group have also reported UWBG AlGaN channel HEMTs with Al-alloy compositions ranging from 50% to 85 % [27]-[30]. In 2010 Tokuda et. al., reported on breakdown and temperature dependent output characteristics of a $\text{Al}_{0.86}\text{Ga}_{0.14}\text{N}/\text{Al}_{0.51}\text{Ga}_{0.49}\text{N}$ HEMT. They introduced Zr based ohmic contact (Zr/Al/Mo/Au) as opposed to widely used Ti/Al based metals where they found the Zr based metal stacks work better in forming ohmic contact to high-Al composition AlGaN [27]. Their reported current density (I_D) was 25.2 mA/mm at $V_G = +4 \text{ V}$. This high forward gate bias was attributed to (i) the large conduction band discontinuity ($\Delta E_C = 0.75 \text{ eV}$) at channel/barrier interface and (ii) the high Schottky barrier height ($\phi_B = 2.67 \text{ eV}$) of $\text{Al}_{0.86}\text{Ga}_{0.14}\text{N}$ while the smaller drain current density was still attributed to the higher value of contact resistance of $4.8 \times 10^{-2} \Omega\text{cm}^2$. When the HEMTs were compared against GaN-channel control devices over the 25 $^\circ\text{C}$ –300 $^\circ\text{C}$ temperature

range, the drain current density was found to decline less than in the GaN-channel control, as illustrated in Figure 2.1 (a) [27]. Later in 2014, the same group, demonstrated similar negligible temperature dependence of drain current density in their AlN/Al_{0.6}Ga_{0.4}N HEMTs (see Figure 2.1(b)) [28]. The degradation ratio in the drain current between 300 and 573 K was only 4% for the AlN/Al_{0.6}Ga_{0.4}N HEMT, whereas it was as large as 80% for the control GaN-channel HEMT. Temperature associated mobility degradation, larger for GaN than AlGa_N, was given as the causal reason for the greater temperature I_D decline of the GaN-channel HEMT. Their result demonstrated that, AlGa_N-channel HEMTs are suitable candidate for high-temperature electronics due to the temperature insensitive dependence.

In 2016, Baca et. Al., reported on higher Al-composition Al_xGa_{1-x}N ($x=0.85$) with AlN barrier [36]. In these devices, they demonstrate AlN barrier etch and n+ GaN regrowth technique for source and drain ohmic contact formation. GaN:Si conformal growth was reported over the exposed AlGa_N surfaces that depletes the AlGa_N surface contributing substantial increase to parasitic resistance resulting nonlinear ohmic contact. Low I_D of 2 mA/mm was attributed to the rectifying behavior of the source and drain contacts. Without any gate insulator the devices showed extremely low gate leakage current ~ 10 pA. The device subthreshold slope (SS) and ON/OFF ratio were reported to be 75 mV/decade and 10^7 . Such low SS and high ON/OFF ratio were attributed to the excellent gate leakage characteristics. These results further show the potential of high-Al AlGa_N for high-power electronics. The key problem they encountered was the excessively large contact resistance, in spite of the regrown n+-GaN contacts, that severely limited the peak drain current.




Figure 2.1 (a) Temperature dependent drain current in $\text{Al}_{0.51}\text{Ga}_{0.49}\text{N}$ -channel HEMTs reported by Tokuda et. al (b) Similar temperature dependence on $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$ -channel reported by same group.

In 2017, our group reported on n-Al_{0.65}Ga_{0.35}N channel Metal Semiconductor Field Effect Transistors (MESFETs) over high-quality AlN/sapphire templates from room-temperature up to 200 °C [37]. A selective area growth approach was used to fabricate graded composition n-Al_xGa_{1-x}N source-drain contact layers. Si-doped graded composition n-Al_xGa_{1-x}N layer (x=0.65 to x=0) was deposited in the source-drain openings. This highly doped graded composition contact layer approach allows the source-drain contacts to be made to a GaN layer as opposed to high-Al n-Al_xGa_{1-x}N, thereby helping with the ohmic-contact formation. Moreover, the high n-type doping compensates the free positively charged holes resulting from the fixed negative polarization charge due to the Al_xGa_{1-x}N composition grading. A peak output current I_D=100 mA/mm was reported at V_G=+2V. For operation temperatures from room-temperature (RT) to 200 °C, the source-drain currents, the threshold voltages, and the dc-transconductance values were nearly unchanged with an estimated field-effect mobility of ~90 cm²/V-s at 200 °C. Beside showing very good temperature dependent electrical characteristics, these devices also exhibited excellent performance as deep ultraviolet solar-blind optical sensor in the photoconductive mode with a peak responsivity of 1.22×10⁶ A/W at 254 nm.

However, for these early reports the ohmic contact formation to the barrier Al_xGa_{1-x}N layers was very challenging. Ohmic contacts were either nonlinear or contributed to a large series resistance of the order of the channel resistance thereby leading to very low peak currents ranging from 2 mA/mm to 100 mA/mm (see Table 2.1). To fully understand the role of the contact resistivity in high Al-content Al_xGa_{1-x}N (x > 0.6) channel HEMTs Muhtadi et. al., did a comparative study of doped and un-doped barrier Al_{0.85}Ga_{0.15}N/Al_{0.65}Ga_{0.35}N HEMTs on high-quality AlN buffer layers [30]. 2×10¹⁷ cm⁻³ Si

doping changed the sheet resistance by only 200 Ω/sq (from 2000 Ω/sq to 1800 Ω/sq). The peak drain-current in doped barrier structure was found to be 250 mA/mm which was state of the art value for an $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($x > 0.6$) channel HEMT and $\sim 5\times$ higher compared to undoped barrier structure. Even though barrier doping increased the output current significantly, was still high ($\sim 112 \Omega\text{-mm}$) and identical in both structures. The higher drain current in doped barrier structure was attributed to the less negative surface charge (compensated by the donor dopants) and pinch-off voltage due to higher total channel charge. In doped barrier design, gate leakage was found to be higher compared to un-doped barrier design, thus compromising the benefit that the doping was supposed to provide. To suppress gate leakage SiO_2 is a widely used material as gate insulator. More recently our group reported on an UWBG $n\text{-Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ Metal Oxide Semiconductor heterostructure field effect transistor (MOSHFET) with a doped barrier design (see Figure 2.2 (a)) [19]. As shown in Figure 2.2(b), the doped barrier design enabled linear ohmic contact formation with a contact resistivity as low as $1.4 \times 10^{-5} \Omega\text{-cm}^2$. The insulating gate enabled device operation up to gate-voltages as high +6V which pushed the peak drain currents to 600 mA/mm. Figure 2.2 (c, d) shows the transfer and gate leakage characteristics for the $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ MOSHFET with a gate width $W=50 \mu\text{m}$, gate length $L_G=2 \mu\text{m}$ and the source-drain distance $L_{SD}=6 \mu\text{m}$. The gate-drain separation L_{GD} was $3 \mu\text{m}$. The MOSHFET peak saturated current I_{DS} (at $V_{GS}=+6\text{V}$) is about 0.6 A/mm. However, for an identical geometry HFET device (no oxide under the gate), the peak current at $V_{GS}=+2 \text{ V}$ (maximum gate-voltage without excessive leakage) was only 0.4 A/mm. Figure 2.2 (d) shows in MOSHFET the gate leakage is suppressed by ~ 4 orders of magnitude compared to similar geometry HFET. Because of SiO_2 gate dielectric, the

current density in MOSHFET is increased by $1.5\times$ compared to HFET due to the ability to apply more positive bias at the gate and the leakage current decreased by $\sim 10^4$ compared to HFET.




Figure 2.2 (a) Schematic of a $n\text{-Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ Metal Oxide Semiconductor heterostructure field effect transistor (MOSHFET) with a doped barrier design (b) TLM plot for extracting contact and sheet resistances of $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ device. Inset shows the linear current-voltage plot (c) Transfer characteristics of the SiO_2 MOSHFET compared with that for the HFET (d) Temperature dependent gate leakage plot for the SiO_2 MOSHFET and the HFET.

CHAPTER 3: GATE LEAKAGE AND THRESHOLD VOLTAGE CONTROL IN UWBG ALGAN-CHANNEL MOSHFETS USING HIGH-K ALD DIELECTRICS

3.1 Background:

As discussed in the introductory chapter, good gate control and low gate leakage are two key requirements for power electronic devices which is typically not possible using classic Schottky gate structures thereby making MOSHFETs a more suitable device choice. Including a dielectric such as SiO₂ between the gate metal and barrier/channel region results in reduction of gate leakage in metal oxide semiconductor HFET's (MOSHFET) in both voltage directions [19]. However, this comes at the expense of higher negative threshold voltage (V_{TH}) as discussed before, which requires higher operating gate voltages that can lead to higher gate leakage, negating the very benefit the dielectric was supposed to provide. Usually this is solved using high- k dielectrics which are often deposited using atomic layer deposition (ALD) due to the ease of thickness control [20]. These ALD dielectrics can suppress gate leakage while maintaining a large gate capacitance in thick enough layers to increase the gate operating voltage with only a modest shift in V_{TH} [17][20]. However, in these ALD dielectrics, the V_{TH} shift is governed not by the geometrical capacitance, but instead by the fixed charges at the dielectric/AlGaN interface,

$n_{ox,intf}$, the distributed fixed charges through the bulk of the dielectric, $n_{ox,bulk}$, and the interfacial trapped charges as shown in Figure 3.1 [38]. These charges present additional variables that must be controlled to achieve the desired V_{TH} with low gate leakage.

To quantify the influence of $n_{ox,intf}$ and $n_{ox,bulk}$ on V_{TH} , in MOSHFETs we use [38][39]:

$$V_{th} = \Phi_b - \Phi_f - \Delta E_c - \frac{qt_{ox}^2}{2\varepsilon_{ox}} n_{ox,bulk} - \frac{qt_{ox}}{\varepsilon_{ox}} n_{ox,intf} - q \left(\frac{t_{ox}}{\varepsilon_{ox}} + \frac{t_b}{\varepsilon_b} \right) \quad (3.1)$$

where Φ_b is the metal barrier height, ΔE_c is the conduction band discontinuity, Φ_f is the energy difference between conduction band and fermi energy, t is thickness, ε is permittivity and the subscripts b and ox refer to AlGaN barrier and oxide (ZrO_2). $n_{ox,bulk}$ represents the bulk oxide charge (per unit volume), and $n_{ox,intf}$ represents the oxide/barrier interface charge density. Equation (1) underscores the abovementioned fact that $n_{ox,bulk}$ and $n_{ox,intf}$ are two key V_{TH} control parameters in MOSHFETs especially in thicker oxides. To separate the contribution of $n_{ox,bulk}$ and $n_{ox,intf}$ to V_{TH} dispersion, we present an oxide thickness (t_{ox}) dependent study of V_{TH} values for MOSHFETs high- k ALD ZrO_2 gate-insulator, which is the key of this chapter.

In addition to a large dielectric constant, the high- k dielectric is required to have a large band gap (E_G) to suppress the charge injection from electrodes into dielectrics that cause the leakage current.[40]-[42] Therefore, the ideal high- k dielectrics should possess both large E_G and k . The E_G and k are related with the equation, $= 1 + \frac{(\hbar\omega_p)^2}{E_G^2}$. When E_g and k of well-known oxides are plotted (Figure 3.2), the trade-off relation is clearly noticeable. That is, materials are abundant with large E_G (4~8 eV) or high- k (4~20);




Figure 3.1 Schematic of bulk and interfacial charge distribution in ALD oxide on $Al_xGa_{1-x}N$ barrier layer.




Figure 3.2 Bandgap and dielectric constant for well-known oxides.

however, no material satisfies both conditions simultaneously. In the later part of this chapter, we discuss performance of three different high- k dielectrics (ZrO_2 , Al_2O_3 and TiO_2) and from experimental results we develop hybrid dielectric material that satisfies both high E_G and k conditions and enables fabrication of high-performance state of the art depletion and enhancement mode AlGaIn-channel MOSHFETs.

3.2 Experimental Details:

3.2.1 Epilayer Growth:

The $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ structures in this study are grown on a high quality 3 μm thick AlN/Sapphire templates using metal organic chemical vapor deposition (MOCVD) system. All layers for this structure were grown at 1100 °C and 40 Torr. The off-axes (102) X-ray peak line width of the AlN template was 340 arc-sec which translates to a defect density of $(1-3) \times 10^8 \text{ cm}^{-2}$. As seen from Figure 3.3 (a) it consists of a 85 nm reverse graded back barrier followed by 185 nm of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel layer. There is a thin AlN spacer layer in between the channel and 15 nm $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$ barrier layer. A 20 nm reverse graded $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($x=0.6-0.3$) layer finishes the structure. The sheet resistance (R_{sh}) of the as grown 2" wafer was measured by the Leighton contactless sheet resistance mapping system. The average R_{sh} value was found to be $\sim 2300 \Omega/\text{sq}$ (see Figure 3.3 (b)) for the sample that is used for ZrO_2 thickness dependent study. From mercury probe capacitance-voltage (C-V) measurement system the depletion voltage was estimated as $\sim -11 \text{ V}$ (Figure 3.3(c)). The structure is different from that used in the past to fabricate $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFET by our group (Figure 3.4 (a)). More details about the epilayer structure can be found below.





Figure 3.3 (a) Schematic of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ epilayer design for this study (b) Sheet resistance mapping using Leighton contactless eddy current method (b) Mercury probe capacitance-voltage (C-V) characteristics of as grown $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET epilayer structure

3.2.1.a Graded back barrier:


Due to the lattice mismatch between AlN and $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ layers, $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ layer relaxes after a critical thickness which creates defects at the interface. These defects scatter the channel electrons thereby reducing the device current. M. U. Jewel et. al., conducted acceleration voltage dependent Cathodoluminescence spectra to identify the location of the defects in the material. Figure 3.4 (a) shows that, as the voltage increases from 5 KV to 20 KV, the defect peak becomes more prominent indicating the presence of defect in the $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ layer and/or $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}/\text{AlN}$ interface [43]. To mitigate the interfacial defects, one very effective method is lattice matching growth or reverse graded composition growth. The % relaxation of the graded and fixed $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ layers are presented in Figure 3.4 (b) using the reciprocal space lattice mapping data. It shows that epilayer structure with graded composition back barrier offers less relaxation epilayer with $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ layer. The back-barrier design enables a reduction in leakage currents by screening the substrate-epilayer growth interface, which improves the ON-OFF ratios, drain-currents, and the sub-threshold swing (SS) [44][45].

3.2.1.b AlN Spacer:

One of the key material properties is electron mobility. For the AlGaN alloys, the low-field mobility is a strong function of alloy composition. Figure 3.6 shows the typical electron mobility plot as a function of alloy composition. The dominant scattering mechanism over nearly the entire composition range except the two endpoints is alloy scattering which tells that the electron mobility is degraded due to alloy scattering in AlGaN alloys, relative to the binary endpoints GaN and AlN. In III-Nitride heterostructure,



(a)



(b)

Figure 3.4 (a) (b) Schematic presentation of a $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HEMT structure without back barrier and reverse graded contact layer (c) Cathodoluminescence of $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ structure (d,e) reciprocal space lattice mapping of HEMT structures without and with graded back barrier respectively.

the 2DEG generates at the heterostructure interface. In GaN/AlGaN HEMT, the use of AlN spacer layer has been found beneficial. It has been seen that, the 2DEG transport properties and the DC characteristics are strongly affected by the AlN spacer layer. The electron concentration so as the carrier mobility increases with the insertion of such spacer layer as the level of 2DEG concentration is virtually moved away from the interface. Similar benefits of using AlN spacer layer are expected in case of AlGaN-channel devices.

3.2.1.c Reverse Al-Composition graded contact layer:

AlGaN composition is graded from the barrier $\text{Al}_x\text{Ga}_{1-x}\text{N}$ composition ($x=0.6$) to 30% Al AlGaN. $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ is typical barrier layer for GaN-channel HEMTs and making low resistance ohmic contact is already established on these layers. It is very important to heavily dope the reverse graded contact layer with n-type dopant such as $[\text{Si}^+]$ in order to serve two purposes: 1) keep the contact region highly conductive to minimize any additional resistance being added by the contact layer 2) compensate for any negative polarization charge introduced because of Al-composition grading of the AlGaN. The reverse composition graded Si-doped $\text{Al}_x\text{Ga}_{1-x}\text{N}$ (x from 0.6 to 0.3) layer assist with ohmic contact formation, by presenting an effective Schottky barrier height lower compared to that for a flat barrier. Figure 3.6 shows the simulated energy band diagram of a $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ heterostructure, where it is evident that the addition of reverse graded contact layer lowers the Schottky barrier height to 0.7 eV from 2.7 eV [46] for flat $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$ barrier layer.




Figure 3.5 Mobility as a function of Al mole fraction (x) in $\text{Al}_x\text{Ga}_{1-x}\text{N}$ s[10]




Figure 3.6 Simulated energy band diagram of a $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ structure with (left) and without (right) the reverse graded contact layer.

3.2.2 Device Processing:

The process flow for the fabrication of baseline $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ MOSHFET devices used in this study is shown below in Figure 3.7. The fabrication process starts with the mesa isolation which defines independent devices on the wafer. This is then followed by source-drain ohmic contact formation and by the atomic layer deposition of ZrO_2 and removal of oxide layer from the source and drain contact area. The Schottky gates are then formed on the ZrO_2 in between source and drain contacts. This is then followed by large probe pad deposition for measuring these devices.

The contact and etching patterns are defined using standard photo lithography system. All the contact deposition involved in this process flow are done using temescal BJD 1800 E-beam evaporation system with a lift-off process to define the contacts.

3.2.2.a Mesa Etching

GaN and related compounds are high temperature materials with strong bond strengths and excellent chemical stability. Inductively coupled plasma (ICP) sources has proven to be more efficient than reactive ion etching (RIE) for the nitrides due to its high-density of plasma [47]. Plasma density in ICP (10^{11} - 10^{12} cm^{-3}) is typically 2 orders of magnitude higher than RIE (10^9 - 10^{10} cm^{-3}) thus improving the bond breaking efficiency in these strongly bonded semiconductors and the sputter desorption of etch products formed on the surface. The plasma is contained inside the dielectric shield, which is surrounded by an inductive coil powered with a 2 MHz RF source [48]. An alternating magnetic field is induced inside the chamber by the oscillating electric field, and this helps to produce high-density plasma due to confinement of electrons. The plasma etching can be broken down into as many as six primary steps as shown in Figure 3.8 [49].




Figure 3.7 Process flow for the baseline $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFET fabrication




Figure 3.8 (a) Plasma etch process (b) Schematic of mesa formation

The first step is the production of the reactive species in the gas phase (1). In the second step, the reactive species diffuse into the solid (2) where they become adsorbed (3), diffuse over the surface and react with the surface (4). Finally, the reaction products leave the surface by desorption (5) and diffusion (6).

For III-Nitrides, the etch mechanism is dominated by the high ion bombardment and the etch rates are limited by the volatility of the III-halogen etch product. Cl_2 , Br and I based chemistries are preferred to F due to the volatility of the etch product. Cl_2 chemistries are widely used for the etching of III-Nitride etching due to their less corrosiveness compared to Br and I.

The etch products for AlGaN are typically AlCl_3 and GaCl_3 , meaning that the chlorine radical density and the ion density are the key factors [50]. For the fabrication of HFET and MOSHFET devices used for this dissertation study are done in ICP with a combination of Cl_2/Ar and BCl_3/Ar chemistries for higher etch rates and a better anisotropic etching. Previous investigations have shown that Cl_2/Ar plasmas can yield lower surface roughness and damage compared to plasmas with BCl_3 additives, although the latter is commonly added because of its ability to remove oxides that inhibit the initiation of etching [51].

The procedure of mesa formation starts with coating the wafer with photoresist (PR). This is followed by the pattern creation in the photoresist using the standard lithography process. The pattern in the photoresist is used as a mask for etching in the Cl_2 plasma. Figure 3.8 (b) shows how the photoresist pattern replicates the required mesa edges on the epilayer. After the etching is done, the photoresist is removed using organic solvents and the sample is then cleaned in H_2SO_4 : H_2O_2 (3:1) solution to remove the residue left on

the surface. Mesa depth is measured using DEKTAK 6M Stylus Profiler. The typical etch depth for all samples used in this study is 300-400 nm.

3.2.2.b Ohmic Contact formation:

As outlined in the previous chapters, ohmic contacts of FETs are crucial quality factor in determining device performance. Good Ohmic contacts are required to obtain high drain saturation current, to reduce on- resistance, to minimize the power dissipation in the contacts. By definition, the type of metal semiconductor contact in which the current-voltage relationship maintain ohm's law i.e., linear and symmetrical under both forward and reverse bias voltage is called ohmic contact. The contact resistivity (ρ_c) for a high quality metal-semiconductor ohmic contact should be as low as possible. The contact resistivity is expressed by [6]:

$$\rho_c = \rho_{c0} \exp\left(\frac{2\Phi_B}{h} \sqrt{\frac{\epsilon_s m^*}{N}}\right) \quad (3.2)$$

Here, Φ_B is the Schottky barrier height, m^* is the effective mass of majority carrier, N is the doping density and ρ_{c0} is the constant depends on metal and semiconductor. From above equation it is evident that, contact resistivity strongly depends on the metal-semiconductor Schottky barrier height and doping density. Since the depelction width $W_d = 1/\sqrt{N}$, if N increase W_d will decrease. The Schottky barrier height is the difference between metal work function and the semiconductor electron affinity ($q\Phi_m - q\chi_s$). In $\text{Al}_x\text{Ga}_{1-x}\text{N}$, as the x value keeps increasing the electron affinity keeps decreasing, resulting higher schottky barrier height for high-Al composition AlGaN. Moreover, it is difficult to dope ultrawide bandgap $\text{Al}_x\text{Ga}_{1-x}\text{N}$ materials because of its wider bandgap nature that

results poor metal-semiconductor contact. The combined effect of high barrier and low interfacial doping density results in high contact resistivity.

Making ohmic contact to wide bandgap materials like GaN and low-Al mole fraction ($x < 0.3$) AlGaN is well matured. The standard metallization schemes for these materials are X/Al/Y/Au, where X is typically Ti/Zr/V/Nb and Y is Ni, Ti, Mo, Pt or Nb [52]. The work function of different metals are shown in Table 3.1. In GaN-channel HEMTs Ti is standard metal while in UWBG AlGaN-channel HEMTs, Zr based ohmic contacts have shown better performance over Ti based contacts. There are two main mechanisms for low resistance ohmic contact formation on AlGaN/GaN structure with these quaternary metallization stacks: during high temperature annealing the exchange reaction between metal and semiconductor creates spikes or protrusions that penetrates through the barrier and directly connects to the 2DEG as shown in Figure 3.9 (a). The other mechanism suggests that during high temperature annealing of Ti based metal stacks reacts with the AlGaN and form TiN, thus creating N vacancies (V_N), which act as donors and causes the Fermi level pinning that results in a tunnel junction (see Figure 3.9 (b)) [53].

X(Ti, Zr, V, Nb): These metals can easily react with AlGaN surface at high temperature and form XN (TiN, ZrN), these are believed to have lower work function than the Ti or Zr metal itself [54][55]. Moreover, it creates N vacancies that act as n-type dopant [56]. This in turn reduce the tunneling width and favors electron tunneling. However, mostly accepted explanation is the penetration of XN through the barrier and directly connecting the 2DEG. For UWBG AlGaN materials it is observed that, Zr based metal contact penetrates more effectively through the barrier in contrast to the Ti based metal contact [56].

Table 3.1 Metal work function

Metal	Work function (eV)
Ti	4.33
Al	4.25
Ni	4.8
Au	4.5
Pd	5.1
Pt	5.3
Zr	4.05
V	4.3
Nb	3.95-4.87




Figure 3.9 (a) Ohmic contact formation by lowering Schottky barrier contacts via interfacial reaction between metal and semiconductor, resulting metal spike (b) reaction of metal with semiconductor resulting nitrogen vacancies and subsequent n-type doping.

Aluminum (Al): At high annealing temperature Al reacts with the underlaying layer and forms Al_3X which prevents oxidation of the underlaying layer. Al also reacts with N and causes N vacancies, thus increasing the n-type doping.

Y (Ni, Ti, Mo, Pt or Nb): The role of this layer is to act as a diffusion barrier between the Au and Al to prevent the formation of a highly resistive alloy called ‘purple plague’. This layer has an important role to maintain good surface morphology and contact edge-acuity. Molybdenum is one of the metals which maintains very good edge-acuity at very high temperature annealing due to its high melting point and robustness [57][58].

Gold (Au): The top Au layer prevents oxidation of the bottom X and Al layers during high temperature annealing. Gold is used on contacts and connectors because it has excellent corrosion resistance and high electrical conductivity.

The ohmic contact processing starts with photoresist coating of the sample and define ohmic pattern using photolithography. Before ohmic metal deposition the sample is cleaned in $\text{NH}_4\text{OH}:\text{H}_2\text{O}$ (1:4), $\text{HCl}:\text{H}_2\text{O}$ (1:1) and $\text{HF}:\text{H}_2\text{O}$ (1:4) respectively to remove residual resist particles and surface oxide from the defined ohmic window. It was found that HCl-based solution is more effective in removing oxides and leaves less residue but HF is more effective in removing carbon and hydrocarbon contamination [59]. The metal stack is deposited using E-beam metal deposition system followed by lift-off process to remove metal from outside of the ohmic area. This is then followed by high temperature annealing to create ohmic contact.

The ohmic metallization scheme for the devices used in this study is Zr/Al/Mo/Au (150/1000/400/300 Å). Annealing of these contacts is done at 950 °C under N_2 ambient


using rapid thermal annealing (RTA) [19]. The contact resistance is measured by transmission line method (TLM). Figure 3.10 (a) shows a typical TLM pattern where the spacing between the contacts increases. The total resistance measured between ohmic contacts is:

$$R_T = 2R_C + R_{sh} \frac{L_{n,n+1}}{W} \quad (3.3)$$

where L is the distance between contacts and W is the width of the ohmic pads. R_C is the specific contact resistivity and R_{sh} is the sheet resistance. Figure shows total resistance measured from the TLM pattern as a function of distance between contacts. The estimated R_C and R_{sh} are 2.27 Ω -mm and 2280 Ω / \square respectively. R_{sh} value is consistent with that measured on as grown sample using eddy current method.

3.2.2.c ALD Oxide Deposition:

The deposition of ZrO_2 for the gate isolation in MOSHFET is typically done using the ALD technique[60]-[65]. The ALD process requires two chemicals called precursors. These precursors react with the surface of a material one at a time in a sequential , self limiting manner. In this process, a gas is introduced in the chamber that reacts with the surface of the wafer, leaving the whole substrate coated in a single layer of atoms. Then, because there is no more surface to react with, the deposition stops. The gas is evacuated from the chamber and replaced with a second gas, one that chemically reacts with the layer of atoms just deposited [21]. Figure 3.11 demonstrates the formation mechanism of ZrO_2 coating using TDMAZ and water as precursors. This process includes two half-reactions, indicated as follows:







Figure 3.10 (a) Schematic diagram of TLM pattern (b) Resistance as a function of distance plot to extract contact and sheet resistances






Figure 3.11 Schematic of surface reaction during ALD deposition process



where, the hydroxy (OH) group is originated from the natural oxidation of AlGa_N, and the octothorpe (#) indicates the connection of these groups with the substrate. The overall reaction is as follows:



As seen from the Figure 3.11, the ALD process contains two repeatitive steps. In step 1, certain amount of Zr source precursor (TDMAZ) is introduced in the chamber to induce a surface reaction with the active sites like -OH which forms an intermediate layer Zr[N(CH₃)₂]₂ and during this course the by-product (CH₃)₂ NH is released which is removed with the residual TDMAZ by the N₂ purge. During the step 2, a certain amount of oxygen (O) source precursor H₂O gas is introduced for another surface reaction with the active sites of intermediate layer i.e., Zr[N(CH₃)₂]₂ to form thye target product ZrO₂ as well as new active sites. The residual H₂O gas and the by-product (CH₃)₂ NH are removed by the N₂ purge. This process is recyclable, so that the thickness of the film can be easily controlled by the number of cycles.

For the current study, GEMSTAR6 series ALD system is used to deposit the high-*k* oxides. For threshold control study, the 2” Al_{0.6}Ga_{0.4}N/ Al_{0.4}Ga_{0.6}N HEMT wafer was diced into four quarters and three quarters were used to deposit 10, 20 and 30 nm ZrO₂ respectively while the fourth quarter was used to fabricate control HFET device. For study with three different dielectrics, three quarters from another 2” wafer with contact resistance 1.64 Ω-mm and sheet resistance ~1900 Ω /□ were processed with 10 nm ZrO₂, TiO₂ and Al₂O₃ and fourth quarter was used for HFET fabrication.

The precursors used for ZrO_2 , Al_2O_3 and TiO_2 are tetrakis (dimethylamido) zirconium (IV), trimethylaluminum (TMA) and tetrakis(dimethylamino) titanium (TDMAT), respectively. The TDMAT precursor was heated to 75°C to ensure sufficient vapor pressure to attain a saturated linear growth rate of $0.6 \text{ \AA cycle}^{-1}$. Deposition of the TiO_2 film was initiated by 15 *in situ* plasma pulses prior to alternating precursor pulses for film growth.[66][67][68]. For the ZrO_2 and Al_2O_3 gate-oxide films thermal ALD processes at 200°C and 250°C respectively were used. The TDMAZ precursor was also heated to 75°C in order to achieve a linear growth rate of $0.7 \text{ \AA cycle}^{-1}$. For both the Al_2O_3 and the ZrO_2 films, the deposition was initiated with 15 water pulse prior to the typical AB pulsing sequence to deposit the gate dielectric to ensure saturation of hydroxyl groups at the AlGaN surface required for conformal ALD nucleation.[69][70][71]

3.2.2.d ZrO_2 characterization:

The thickness of the ZrO_2 films was obtained using witness samples grown on Si substrates in the same run, giving thickness 10nm, with an index of refraction 2.13 from ellipsometry, very close to the ideal value of 2.15 expected for ZrO_2 [72][73]. The stoichiometry of the films was confirmed by XPS (Figure 3.12 (a) and (b)). Neither carbon, nor nitrogen were observed, indicating complete ligand exchange during ALD, underscoring the high purity of the films. This is consistent with the close to ideal index of 2.13 measured by ellipsometry. The relative intensities of the Zr3d and O1s core levels (Figure 3.12 (a) and (b)) are also consistent with stoichiometric ZrO_2 [74]. XRD showed no sharp peaks, indicative of highly amorphous films.




Figure 3.12 (a) The 3d core level XPS spectra (b) O 1 s photoelectron spectra of ZrO₂ dielectric (c) XRD of ZrO₂ dielectric film.

3.2.2.e Gate Electrode Fabrication:

The gates are defined using the maskless aligner- Heidelberg MLA100 instrument. The lithography procedure used in this current study for 1.8 μm gate definition includes:

1. Coating the sample with S5218 photoresist and post baking at 85°C
2. Aligning the gates with respect to the ohmic contacts and exposing it with a dose 220 mJ/cm^2 .
3. Thermal image reversal at 110°C for 1min followed by a flat exposure for 30sec
4. Developing in Microposit MF 26A for 1 min.

Once the gates are defined, the sample is baked at 85 °C for 5 minutes before loading it in the E-beam metal deposition system to remove any moisture from the sample. After the gate metal deposition, lift-off process is used to remove the metal except from the gate region. Figure 3.13 shows the microscopic image of a $100 \times 6 \mu\text{m}^2$ device after gate lift-off. Gated transmission lined model (GTLM) test structures with gate-lengths ranging from 10 to 100 μm were also fabricated for extracting sheet charge density (n_s) and mobility (μ). For the current study, Ni/Au schottky contacts are used as gate metal, due to its superior sticking property and metal work function.

3.2.2.f Contact probe deposition:

To measure these MOSHFET devices, thick contact pads are required. These contact pads are the extensions of the gate and ohmic contacts of the device outside the mesa region. Figure 3.14 shows the microscopic image of the device with the contact pads.




Figure 3.13 Microscopic (left) and SEM (right) image after gate lift-off




Figure 3.14 Microscopic image of the device after probe metal deposition

The contact pad lithography is done using the standard lithography technique as used for the ohmic contact formation. Ti/Au (20/300 nm) metal contacts are used as the contact pads for our devices.

3.2.2.g Post Deposition Annealing:

Post deposition annealing of ALD dielectrics can influence the crystal quality and reduce fixed charges and the trap density at the oxide/semiconductor interface [75][76]. However, selecting the optimal annealing temperature is a very crucial issue. If the temperature is too low, there is no significant influence on $n_{ox,intf}$ and $n_{ox,bulk}$. If the temperature is too high, recrystallization of the ideally amorphous dielectric, can lead to higher leakage currents through the grain boundaries [77]. J. Liu et al. reported that, the onset of crystallization starts around 210 °C and above 350 °C it completely changes to a crystal structure [75]. The anneal temperature for the ideal optical density was found to be around ~300 °C. Thus, for our study reported here, we selected a 300°C post-deposition anneal of the gate-dielectrics to maximize its influence on the bulk/interface charges and the interface trap density without changing the crystalline structure. The MOSHFET devices were taken through a two-step post deposition annealing procedure on a hotplate in ambient atmosphere at 250 °C and 300 °C for 30 minutes at each temperature. The devices were characterized both before and after the annealing step. No noticeable differences in device characteristics were seen after the 250 °C annealing while significant differences were observed after the 300 °C anneal. Thus, the reported results all correspond to the 300 °C anneal.

3.3 MOSHFET Characterization:

3.3.1 Characterization of ZrO₂ MOSHFETs with different thickness:

3.3.1.a MOSHFET characteristics:

The DC output and transfer characteristics were measured using a parameter analyzer Agilent 4155C and the capacitance-voltage (C-V) measurements were done using HP 4284A LCR meter. Figure 3.15 shows the C-V characteristics of MOSHFETs with different gate dielectric thickness before and after annealing that was measured on gated TLM structures. The 2DEG charge density shown in Figure 3.16 was extracted using capacitance-voltage (C-V) measurement giving an on-state sheet electron density $n_s \sim 1-4 \times 10^{13} \text{ cm}^{-2}$ (Table 3.2) for the various devices of this study. Figure 3.17 shows output characteristics for all the MOSHFETs before and after annealing, where good saturation behavior is seen with current densities $\sim 0.5 \text{ A/mm}$ in the $1.8 \text{ }\mu\text{m}$ gate length devices. The output current for the Schottky gated device is $\sim 0.24 \text{ A/mm}$ at gate voltage $V_G = +2 \text{ V}$, while all the oxides seem to provide large forward gate swing, thus increasing the current $\sim 2\times$.




Figure 3.15 Capacitance-voltage (C_V) characteristics of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.









Figure 3.16 2DEG carrier density as a function of gate voltage of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.

Table 3.2 Summary of MOSHFET device characteristics with different ZrO₂ thickness before and after the 300 °C anneal.

	HFET	10nm		20nm		30nm	
		Before	After	Before	After	Before	After
I _D (A/mm)	0.24 at V _G =+2V	0.55 at V _G =+8V	0.509 at V _G =+8V	0.558 at V _G =+12V	0.515 at V _G = +12V	0.595 at V _G =+15V	0.504 at V _G =+18V
I _G (A)	5×10 ⁻⁶ at V _G =-20V	6×10 ⁻¹¹ at V _G =-20V	8×10 ⁻⁹ at V _G =-20V	1.1×10 ⁻⁹ at V _G =-20V	4×10 ⁻¹¹ at V _G =-20V	1.7×10 ⁻⁹ at V _G =-40V	1.5×10 ⁻⁹ at V _G =-40V
off state current (A) from Transfer curve	2×10 ⁻⁶	4×10 ⁻⁹	6×10 ⁻⁹	5×10 ⁻⁷	2×10 ⁻¹¹	2×10 ⁻⁷	6×10 ⁻¹⁰
V _T (V)	-10.8	-20.8	-13.1	-25.5	-12.1	-33.7	-12.2
SS (mv/decade)	378	252	210	575	105	255	116
N _s (cm ⁻²)	2.5×10 ¹³	3.2×10 ¹³	1.5×10 ¹³	3.8×10 ¹³	1.2×10 ¹³	4×10 ¹³	1.06×10 ¹³








Figure 3.17 Output characteristics of Al_{0.6}Ga_{0.4}N/Al_{0.4}Ga_{0.6}N (a) HFET and MOSHFETs with 10 nm(B), 20 nm (C) and 30 nm (D) ZrO₂. Numbers 1 and 2 represents the un-annealed and annealed condition respectively.

Figure 3.18 shows the transfer characteristics of the 1.8 μm gate length devices with at a drain bias $V_{\text{DS}} = +10\text{ V}$. Due to their extremely low gate leakage, MOSHFET devices can operate at much higher positive gate voltages as compared to HFETs, which lose the gate control at $V_{\text{G}} \geq 2\text{ V}$ due to high gate conduction. For the 30nm-thick dielectric MOSHFET, at $V_{\text{G}} = +14\text{ V}$ the channel current 0.5A/mm was achieved, which is twice as high as that of HFET (Table 3.2). Further increase in the gate forward bias does not lead to current increase due to limited 2DEG channel capacity and real-space charge transfer from 2DEG to dielectric-barrier interface [78]. As seen from Figure 3.18 (a), the un-annealed MOSHFET devices show very large threshold shift compared to an HFET. V_{TH} , which was defined as the gate voltage V_{GS} at which channel current $I_{\text{DS}} = 1\mu\text{A}$, or $20\mu\text{A/mm}$ had a large negative shift immediately after deposition (Figure 3.18), increasing monotonically with t_{ox} . V_{TH} reaches as high as -33.7V for 30nm thick ZrO_2 making devices unusable in practical applications. The leakage current in the off-state for MOSHFETs (for all t_{ox}) is reduced by more than two orders as compared to the control HFET.

Post-deposition annealing showed drastic improvement in the V_{TH} in all MOSHFETs where the biggest V_{TH} shift occurs in 30 nm ZrO_2 from -33.7 V to -12.2 V. Interestingly, after the anneal, V_{TH} only showed a weak t_{ox} dependence, suggesting that the interfacial charge $n_{\text{ox},\text{intf}}$ has been significantly changed. The significantly lower negative V_{TH} translated to a reduction in the on-state 2DEG n_{s} from $\sim 2\text{-}3 \times 10^{13}$ to $\sim 1 \times 10^{13} \text{ cm}^{-2}$, in rough proportion to the V_{TH} shift. The off-state current, determined primarily by gate leakage, decreased further for the thicker oxides to $\ll 1\text{ nA}$, $\sim 10^3$ reduction from that for the HFET. The off-state current for the thinnest 10nm oxide increased slightly, although it remained in the nA range. We ascribe this unusual outlier to a dramatic change in the



(a)



(b)

Figure 3.18 Transfer (I_{DS} - V_{GS}) characteristics of HFET and high- k ZrO₂ MOSHFETs before (a) and after (b) 300 °C annealing.

ZrO₂/AlGaIn interface, $n_{ox,intf}$, which we will discuss further when quantifying the various charges responsible for the V_{TH} shifts. As expected, the 2-terminal gate-source leakage characteristics showed a behavior similar to that of the off-state leakage current as shown in Figure 3.19.

The sub-threshold swing (SS) for MOSHFETs (all t_{ox}) improved significantly after annealing to a value as low as 105mV/decade for the device with 20nm thick ZrO₂. The improvement in SS is primarily due to the reduction in gate leakage described above, with high gate leakage masking the channel current at the lowest levels. We believe, the ALD oxide annealing lowers the interface trap density leading to reduced hysteresis and improved SS values [79].

3.3.1.b Threshold control mechanism:

To separate the influence of $n_{ox,bulk}$ and $n_{ox,intf}$, V_{TH} of un-annealed and annealed MOSHFETs are plotted as a function of t_{ox} in Figure 3.20 (a). In equation (1) V_{TH} is described by a quadratic polynomial of t_{ox} where the linear term gives $n_{ox,intf}$ while the quadratic term gives $n_{ox,bulk}$. A second order polynomial fit to the experimental V_{TH} vs t_{ox} gave excellent agreement with the equation. The $n_{ox,bulk}=+2.5\times10^{19} \text{ cm}^{-3}$ in un-annealed MOSHFETs decreases only slightly to $+1.7\times10^{19} \text{ cm}^{-3}$ after annealing. In contrast, annealing flipped the polarity of the large $n_{ox,intf}=+5.5\times10^{13} \text{ cm}^{-2}$ to $n_{ox,intf}=-4.2\times10^{13} \text{ cm}^{-2}$, a very large change of $\sim (-10^{14} \text{ cm}^{-2})$. Figure 3.20 (b) shows the band diagram with the locations of these charges in the structure. This large negative $n_{ox,intf}$ induced by post-deposition annealing at 300°C is responsible for partially depleting the channel 2DEG, reducing n_s , and making V_{TH} less negative. This reduced n_s , we believe is also responsible for the ~20% decrease in the peak drain current that




Figure 3.19 Gate leakage characteristics of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HFET and MOSHFETs before (a) and after (b) annealing.




Figure 3.20 (a) V_{TH} of un-annealed and annealed MOSFETs with ZrO_2 thickness of 10, 20 and 30 nm. The dots show experimental value and dashed lines show fitting to analytical model. (b) Band diagram of $Al_{0.6}Ga_{0.4}N/Al_{0.4}Ga_{0.6}N$ MOSFET showing the location and polarity of bulk and interface charges before (left) and after (right) annealing.

was observed after the 300 °C annealing. However, this is much lower than the 2-3x decrease in n_s , indicating that because of the annealing, the channel mobility may have increased ~2x.

3.3.2 Characterization of MOSHFETs with different high- k dielectrics:

Due to their superior breakdown fields compared to GaN and SiC and high thermal conductivity, $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($x>0.4$) channel Transistors (HEMTs) will find applications in extreme environments such as power electronics. In this part of the chapter, we characterize the MOSHFET devices at room temperature as well as high temperature to compare their performance at extreme environments, hence decide their usage in next generation devices.

3.3.2.a MOSHFET characteristics:

3.3.2.a(i) DC output characteristics:

Figure 3.21 (a) shows the drain I-V characteristics of the fabricated AlGaIn channel ZrO_2 MOSHFET, with a 1.8 μm long gate (L_G), in a 6 μm source-drain spacing. Clear saturation and pinch off are observed. Figure 3.21 (b) and (c) show the peak currents of same geometry ALD MOSHFETs with different dielectrics compared to that of the HFET at room temperature and 250°C respectively. The I-V characteristics of Al_2O_3 , ZrO_2 and TiO_2 MOSHFETs are similar with peak currents $\sim 0.44 \text{ A mm}^{-1}$ at $V_G = +2\text{V}$, $\sim 0.5 \text{ A mm}^{-1}$ at $V_G = +6\text{V}$ and $\sim 0.54 \text{ A mm}^{-1}$ at $V_G = +6\text{V}$ correspondingly at room temperature. These currents are higher than the control HFET (i.e. no oxide under gate) peak currents of $\sim 0.4 \text{ A mm}^{-1}$, at $V_G = +2 \text{ V}$, which is maximum gate voltage that can be applied without triggering high gate leakage current. Higher peak currents in MOSHFETs are due to the higher positive voltage that can be applied to the gate. At 250°C the peak drain current of Al_2O_3 , ZrO_2 and TiO_2 MOSHFETs are 0.3 A mm^{-1} , 0.31 A mm^{-1} and 0.35 A mm^{-1} respectively




Figure 3.21 (a) Output characteristics of ZrO₂ MOSHFET. (b) The peak current comparison of different MOSHFETs and HFET at RT. (c) The peak current comparison of different MOSHFETs and HFET at 250°C.

where for HFET it is 0.38 A/mm under same gate voltage condition of room temperature. Thus, at 250 °C the peak current decrease by 35%, 38%, 32% and 5% from room temperature peak current for TiO₂, ZrO₂, Al₂O₃ and HFET respectively.

3.3.2.a(ii) Transfer and gate leakage characteristics:

The room temperature transfer characteristics of Figure 3.22 (a) were measured using 10 µm long gate MOSHFETs. This was done to ensure that in the subthreshold regime the gate leakage current is dominated by bulk rather than the surface leakage. This allows a direct comparison of the gate isolation by the different dielectrics. The transfer curves show that the ON/OFF ratio of $\sim 10^3$ for the HFET increases to $\sim 6 \times 10^6$ for devices with ZrO₂ and Al₂O₃ gate-dielectrics. This improvement is primarily from the reduction in the gate leakage current (see Figure 3.22 (a) inset). The I_G-V_G curves in the inset of Figure 3.22 (a) show a reduction of the gate-leakage current by 5 orders of magnitude for Al₂O₃ and ZrO₂ and by ~ 2 orders of magnitude for TiO₂ gate devices. We attribute the poorer reduction of the gate leakage current in TiO₂ devices to a smaller bandgap of this material compared to the other two dielectrics used in our study (see Table 3.3). Using data of Figure 3.22 (a), the values of threshold voltage V_{th} were obtained as V_G voltages at which the drain current decreases to 30 µA. Figure 3.22 (b) shows transfer characteristics of these devices at 250°C. From RT to 250°C the threshold voltage changes from -9.8 V to -10 V, -12.7 V to -12.8 V, -10 V to -10.5 V and -13.5 V to -14 V for ZrO₂, Al₂O₃, TiO₂ and HFET respectively.

Figure 3.23 (a-c) shows the gate leakage characteristics of the MOSHFETs from RT up to 250 °C. The gate leakage is seen to be weakly dependent on temperature. Like the transfer characteristics discussed in the previous section, the transfer characteristics of





Figure 3.22 (a) The transfer characteristics of HFET and MOSHFETs at RT. Inset shows the gate leakage current of HFET and MOSHFETs. (b) The transfer characteristics of HFET and MOSHFETs at 250 °C.




Figure 3.23 Temperature dependent gate leakage of (a) Al_2O_3 (b) ZrO_2 and (c) TiO_2 MOSHFETs.

Table 3.3 Summary of key transistor parameters. Here k is the dielectric constant, E_G is the bandgap of the gate dielectric, q is the elementary charge.

	$k/E_G(\text{eV})$	V_{th} (I-V)	V_{bi} (C-V)	On/Off	SS (mV/dec)	$N_{d,b}$ (cm^{-3})	Q_{2D} ($\text{C}\cdot\text{cm}^{-2}$)	Q_{ox} ($\text{C}\cdot\text{cm}^{-2}$)
HFET	None	-13.7	3.0	10^3	1290	6.8×10^{18}	$1.9 \times 10^{13}q$	None
Al_2O_3	8/6eV	-12.9	5.5	6×10^6	105	5.0×10^{18}	$1.9 \times 10^{13}q$	$+0.8 \times 10^{12}q$
ZrO_2	25/6eV	-10.3	2.6	6×10^6	190	4.2×10^{18}	$1.5 \times 10^{13}q$	$-3.1 \times 10^{13}q$
TiO_2	80/3.2eV	-10.0	2.0	2×10^4	740	4.4×10^{18}	$1.4 \times 10^{13}q$	$-1.4 \times 10^{13}q$

Figure 3.22 (a) show a positive shift in V_{th} for all the ALD MOSHFETs as compared to that of HFET.

The threshold voltage, V_{th} showed *positive shift* by $\sim 4V$ for the ZrO_2 and TiO_2 dielectrics and by $\sim 1V$ for the Al_2O_3 gate-devices. Positive threshold voltage shift is an important effect that may help creating normally-off (enhancement mode) MOSHFETs which are very important for use in power electronics applications. In the previous section we already identified the mechanism of this threshold shift which is mainly because of the fixed negative charges (Q_{ox}). Oxide (Q_{ox}) and interfacial charges (D_{it}) also play an important role in switching and high-frequency performance of wide bandgap MOSHFETs [80]. To determine these charges detailed frequency dependent C-V analysis was conducted that will be discussed in the next section.

3.3.2.a(iii) Q_{ox} and D_{it} Estimation:

For the study, large area FETs with gate-length $L_G=100\ \mu m$, and gate-width $W=200\ \mu m$ were used to test the C-V characteristics. Frequency dependent C-V characteristics for the MOSHFETs are shown in Figure 3.24 (a-c). The carrier depletion at $V_G=0\ V$, only extends partially into the barrier layer, and does not reach the 2DEG, which is true for all the MOSHFETs. This phenomena simplifies the analysis. Because of the high doping in the barrier layer, it is possible to clearly distinguish three regimes seen in all devices:

- i) Depletion through barrier layer $-2\ V < V_G < 0\ V$ with $1/C^2$ dependence showing constant doping
- ii) 2D electron gas at barrier/channel interface $\approx -8\ V < V_G < -2\ V$
- iii) pinch-off, with depletion extending into channel epitaxial layer $V_G \ll -8\ V$




Figure 3.24 Frequency dependent C-V characteristics of (a) Al_2O_3 (b) ZrO_2 and (c) TiO_2 MOSHFET. Inset figures show the temperature dependent carrier concentration of corresponding MOSHFETs.

For all the devices, the boundary between regimes (i) and (ii) represents the voltage at which the 2DEG is being depleted, from which the capacitance of the gate at the 2DEG is measured, C_{2D} , which is true regardless of whether an oxide is present.

The donor concentration in the barrier layer, N_d is extracted from the linear $1/C^2$ characteristics in regime (i). For all the ALD oxide devices, this was $\sim 4\text{-}5 \times 10^{18} \text{ cm}^{-3}$, whereas for the HFET, this was significantly higher at $6.8 \times 10^{18} \text{ cm}^{-3}$. This change from HFET to MOSHFET N_d value is due to the *in situ* pre-ALD surface preparation. From the boundary between regimes (i) and (ii) for the HFET, where the 2DEG is located at the barrier/channel interface, The barrier thickness is extracted using the formula, $t_b = \epsilon_s / C_{2D}$, where C_{2D} is the capacitance of the boundary between regime (i) and (ii) for the HFET. The extracted barrier thickness is 30 nm. We use this value of t_b for all the other MOSHFET's, which is justified given that all these transistors were fabricated on quarters from the same wafer.

The built-in voltage V_{bi} , measured from the $1/C^2$ x-intercept in Figure can be expressed in terms of x_d as follows [81]:

$$V_{bi} = \frac{qN_d x_d^2}{2\epsilon_s} + E_{ox} t_{ox} \quad (3.4)$$

For the HFET, $t_{ox}=0$, so that from the measured N_d and V_{bi} , x_d is extracted to be 20 nm, in agreement with that extracted from the gate capacitance at $V_G=0$ V i.e. $C(0)$, which is $x_d = \epsilon_s / C(0) = 24$ nm, showing that our formalism here is self-consistent. The Q_{ox} extracted is shown in Table 3.3. The extraction procedure is outlined in our recent report [46]. Here, the negative Q_{ox} is responsible for depleting the 2DEG, and making V_{th} more positive. Al_2O_3 , being native to the AlGaIn system shows very low Q_{ox} . The small positive shift from

the HFET to the Al₂O₃ MOSHFET is apparently due to the lower N_d in the barrier as discussed above.

From the difference in the high and low frequency C-V characteristics, the density of interface states, D_{it} is obtained in cm⁻². It is a reasonable assumption that since the barrier here is doped, and relatively thick ~30 nm, the surface oxide charges, Q_{ox} do not significantly impact trapping at the barrier/channel interface. At low frequencies, slow traps respond capacitively, whereas at high frequency, they do not, leading to a decrease in measured capacitance at higher frequencies. Figure 3.24 (a-c) shows this dispersion for the MOSHFETs. The total integrated trap density is ~2-3×10¹² cm⁻². We also note that there is mild hysteresis near V_{th}, although the charge in the area bounded by this hysteresis is ~0.5×10¹² cm⁻², small compared to that by the hi-lo method.

Considering the high ON/OFF ratio of these devices, we were also interested to calculate the subthreshold swing (SS) which characterizes how steep is the device transition from the ON to the OFF state as a function of gate voltage. Because the SS depends intrinsically on the barrier/channel interfacial trap density, and extrinsically on gate leakage, below we provide our comparison of the SS values in HFETs and ALD MOSHFETs. The results are summarized in Table 3.3. The intrinsic SS is given by [82]:

$$SS = \frac{60mV}{decade} \left[1 + \frac{qD_{it}(cm^{-2})}{C_G(V_{th})} \right] \quad (3.5)$$

where D_{it} (cm⁻²) is the total interface charge density implying ~2-3×10¹² cm⁻² which is obtained by integrating the area under the low frequency and high frequency C_G dispersion curve. We note that the HFET and higher leakage dielectric TiO₂ both display poor SS, which is artificially masked by the large gate leakage (Figure 3.22 (a) inset) below V_{th} (see Table 3.3) which also limits the ON/OFF ratio. By reducing the gate leakage with

ZrO₂ and Al₂O₃, the intrinsic SS of the barrier/channel interface was recovered as given by equation (3.5), which are comparable to the SS values of previously reported AlGaIn channel HEMTs [83].

3.3.2.a(iv) MOSHFETs' Dynamic Characteristics (Current Collapse):

One of the most critical unavoidable issues in III-nitride based HEMT technology is degradation of drain under high frequency application which is typically known as current slump or current collapse. The leakage current from the gate and carrier trapping in the surface states in general, into the surface and buffer traps is the physical cause behind the current collapse class of the phenomena. In addition to the intrinsic trap states, the presence of Q_{ox} and D_{it} in our MOSHFET devices makes the current collapse study very important. Si₃N₄ is widely used to passivate the surface and reduce current collapse. In this study, we for the first time present current collapse study in UWBG AlGaIn-channel MOSHFETs and efficient suppression of current collapse using Si₃N₄ passivation layer. 300 nm thick passivation layer was deposited by plasma enhanced chemical vapor deposition (PECVD) system.

The static and pulsed output I-V characteristics (I_{DS} vs V_{DS}) were measured using the DIVA D265 dynamic IV analyzer. Positive gate and negative drain pulses with the quiescent points V_{GS,Q} = -15 V (below the threshold voltage) and V_{DS,Q} = 20 V correspondingly. Pulse widths for our study varied from 500 ns to 1 ms with duty cycle of 0.1%. Figure 3.25 shows the Si₃N₄ passivate MOSHFET device and the time diagram of the gate and drain pulse.

Figure 3.26 (a-d) shows the static and pulsed I-Vs of un-passivated Al_{0.65}Ga_{0.35}N/Al_{0.4}Ga_{0.6}N HFET and MOSHFETs, with a 1.8 μm long gate (L_G), in a 6 μm





Figure 3.25 (a) High- k ALD MOSHFET with Si_3N_4 surface passivation. (b) Time diagram of Gate and Drain pulses.

source-drain spacing. Under gate and drain pulsing with above mentioned quiescent bias points, both HFET and MOSHFETs show significant reduction in the drain current (current collapse). These observations are similar to those on unpassivated AlGaIn/GaN transistors[84][85][86][87][88]. All fabricated MOSHFETs showed higher degree of current collapse than the HFET. This implies that although high- k ALD oxides can be used as excellent gate dielectric, they are not suitable for current collapse removal. However, the degree of current collapse is different. Al₂O₃-MOSHFETs show the minimal current collapse, whereas ZrO₂ and TiO₂ MOSHFETs exhibit stronger collapse. Figure 3.27 includes the same data for HFET and MOSHFET devices where Si₃N₄ passivation layer was deposited on top of the ALD oxides. These data show that the Si₃N₄ passivation layer removes the current collapse in our high-Al AlGaIn channel MOSHFETs. This observation is similar to high-Al AlGaIn channel HFETs[89]. However, the degree of removal of current collapse is different in different high- k MOSHFETs. We find a correlation here between the degree of current collapse and the value of dielectric constant (k). The degree of current collapse increases as the k value increases. On the other hand, the degree of current collapse removal increases when the dielectric allows for some discharge currents, i.e. is more conducting.

Figure 3.28 shows that, as pulse width increases from 100 ns to 1000 μ s, the degree of collapse reduces due to sufficient time the device spends in the on- state for electron de-trapping. As seen from Figure 3.28, the characteristic time for electron emission from traps range from approximately 1 μ s to 1 ms. At a pulse width of 1 ms, the degree of collapse is significantly lower and the dynamic drain current returns to ~90% of the static current value.




Figure 3.26 Static and Pulse I-V characteristics measured on un-passivated (a) HFET, (b) Al_2O_3 , (c) ZrO_2 (d) TiO_2 MOSHFETs. Pulse duration $T_{ON} = 500$ ns, pulse period $T = 500$ μ s, Quiescent bias point V_{GSQ} , $V_{DSQ} = (-12$ V, 20 V)




Figure 3.27 Static and Pulse I-V characteristics measured on Si_3N_4 passivated (a) HFET, (b) Al_2O_3 , (c) ZrO_2 (d) TiO_2 MOSHFETs. Pulse duration $T_{ON} = 500$ ns, pulse period $T = 500$ μs , Quiescent bias point $V_{GSQ}, V_{DSQ} = (-12 \text{ V}, 20 \text{ V})$




Figure 3.28 Pulsed drain current normalized to static drain current density for (a) unpassivated and (b) Si_3N_4 passivated MOSHFETs

3.3.2.a(v) Mobility:

The gate voltage and temperature dependent mobility of HFET and MOSHFETs was extracted using a technique that we have successfully employed in past for our AlGaIn channel MOSHFETs [19] as well as GaN channel MOSHFETs [90]. The 2D channel electron mobility μ is extracted from the measured channel conductance [19]:

$$G_{ch} = qN_s\mu\frac{W}{L_G} \quad (3.6)$$

where W is the width of the channel and L_G is the gate length. The electron sheet concentration N_s can be found from the Capacitance- Voltage measurement using the following formula:

$$qN_s = (V_G - V_T)C_G \quad (3.7)$$

where q is the charge of electron, V_T is threshold voltage, V_G is the range of voltage above threshold and C_G is the measured gate capacitance per unit area. Figure 3.24 (a-c) insets illustrates that the N_s value for ZrO_2 MOSHFET at zero gate voltage is $\sim 1.5 \times 10^{13} \text{ cm}^{-2}$ which is independent of temperature. In equation (3) the G_{ch} , N_s , μ are functions of gate voltage V_G . The channel conductance G_{ch} in turn, can be calculated from the measured drain- source resistance R_{DS} , the contact resistances of drain and source ($2R_C$) and access region resistances from gate- drain (R_{GD}) and gate- source (R_{GS}):

$$G_{ch}(V_G) = 1/[R_{DS}(V_G) - 2R_C - R_{GD} - R_{GS}] \quad (3.8)$$

The contact resistance (R_C) and sheet resistances (R_{SH}) were extracted from the TLM measurements. R_{GS} and R_{GD} were found from the extracted R_{SH} value and calculated with corresponding contact spacing L_{GS} and L_{GD} .

Figure 3.29 shows MOSHFET channel electron mobility plot as a function of gate voltage and temperature while the inset figures show the power law fitting of temperature dependent mobility. At room temperature the mobility for ZrO₂, Al₂O₃ and TiO₂ MOSHFETs varies from ~200 cm² V⁻¹s⁻¹ to ~550 cm² V⁻¹s⁻¹, ~300 cm² V⁻¹s⁻¹ to ~650 cm² V⁻¹s⁻¹ and ~240 cm² V⁻¹s⁻¹ to ~480 cm² V⁻¹s⁻¹ at zero gate voltage and depleted channel conditions respectively while for HFET it varies from ~ 250 cm² V⁻¹s⁻¹ to ~ 1200 cm² V⁻¹s⁻¹. The extracted mobility and sheet carrier density are comparable to the earlier reported mobility and sheet carrier density of AlGaIn channel HEMTs from our research group as well as reports of other groups. Baca et.al, reported their 70-85% HEMT with RT mobility value of 390 cm² V⁻¹s⁻¹ and sheet carrier density of 7.2×10¹² cm⁻² [91]. Klein et. al, in their AlGaIn channel HEMT reported value of mobility 240 cm² V⁻¹s⁻¹ and sheet carrier density of 1.4×10¹³ cm⁻² [32].

Table 3.4 shows that, at V_G= 0 V, ZrO₂ MOSHFET mobility is least affected by temperature change. The ZrO₂ MOSHFET mobility drops by < 40% from RT mobility where all other oxides' mobility drops by up to ~60% of RT mobility. On the other hand, in depleted channel condition, the TiO₂ is least affected by temperature. The mobility is decreased by ~17% while in other MOSHFETs it reduces by up to ~85%. Thus, the mobility in MOSHFETs with higher density of oxide charges (Q_{ox}) is less affected by increase of temperature.

The carrier mobility, μ increased with more negative gate voltage i.e. as the carrier concentration decreases (see inset of Figure 3.24 (a-c)). This N_s dependence implies the presence of phonon scattering. The temperature dependence of the MOSHFET channel electron mobility follows a power law $\mu \sim T^{-\alpha}$, with α varying between 1 and 3, further




Figure 3.29 Temperature dependent mobility as a function of gate voltage for (a) HFET (b) Al_2O_3 (c) TiO_2 and (d) ZrO_2 . Inset figures show power law fitting of mobility vs temperature plot to extract the power coefficient, α .

Table 3.4 Summary of electron mobility variation with temperature for different dielectrics

	RT mobility at $V_G=0$ V ($\text{cm}^2 \text{V}^{-1}\text{s}^{-1}$)	250°C mobility at $V_G=0$ V ($\text{cm}^2 \text{V}^{-1}\text{s}^{-1}$)	RT mobility at depleted channel ($\text{cm}^2 \text{V}^{-1}\text{s}^{-1}$)	250°C mobility at depleted channel ($\text{cm}^2 \text{V}^{-1}\text{s}^{-1}$)
HFET	207	87 (58% drop)	1188	188 (84% drop)
Al_2O_3	293	146 (50% drop)	641	240 (62% drop)
ZrO_2	191	118 (38% drop)	554	267 (51% drop)
TiO_2	233	125 (46% drop)	473	388 (17% drop)

supporting the phonon scattering as the dominant mobility limiting process [92]. We exclude the possibility of roughness scattering as the epilayer roughnesses were measured to be <1nm rms. While alloy scattering cannot be conclusively excluded, we note that it will be similar for all the gate dielectrics, given that the samples were cut from the same epitaxial wafer. We ascribe the small variations in μ , and in the temperature dependence, between the different dielectrics to ionized impurity/coulomb scattering, from charge introduced at the oxide/AlGa_N barrier interface. The presence of this charge was demonstrated in Table 3.3 and is reflected in the threshold voltage shift.

3.4 Summary:

In summary, we demonstrate the mechanism of threshold voltage control in high- k ALD MOSHFETs, the high temperature gate oxide annealing eliminated negative threshold voltage shift caused by the dielectric layer and enabled operation at high forward gate bias, up to +18V compared to +2V for the Schottky gate HFET, as a result doubling the HFET maximum channel current. Our process also reduced the off-state leakage, improved the SS, while bringing V_{TH} into a range useful for practical applications. We show the improvement to be primarily due to a large change in fixed charge density at the ZrO₂/AlGa_N interface induced by the annealing. The resulting $n_{ox,intf} = -4.2 \times 10^{13} \text{ cm}^{-2}$ partially depleted the channel 2DEG to bring V_{TH} under control, while maintaining the current handling and the extremely low gate leakage currents. In second part of this chapter, we present a detailed study of high- k ALD MOSHFETs where we choose the gate oxide based on three different sets of dielectric constant and bandgap. MOSHFETs with higher bandgap oxide show superior leakage suppression while MOSHFETs with higher k show very good threshold control. The ZrO₂ shows maximum positive threshold shift and Al₂O₃

shows maximum gate leakage suppression. This leads us to design new dielectric layer combining these two materials that will be used for next generation device fabrication to maximize the device performance. Up to the measured temperature of 250 °C, the devices withstood repeated temperature cycles without catastrophic degradation or breakdown, underscoring the promise of these materials. The results discussed in this chapter shows the viability of ALD gate dielectrics for UWBG AlGaN channel MOSHFETs for high power applications.

CHAPTER 4: DEPLETION MODE HIGH CURRENT MOSHFET DEVICES

4.1 Background:

As discussed in the previous chapter, to take advantage of their high breakdown field, several research groups at present are developing ultrawide bandgap (UWBG) $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($x > 0.4$) channel heterostructure field effect transistors (HFETs) for high-temperature, high-voltage, and high-power applications [12][23]. Devices with channel alloy compositions of 40% or higher have been reported by several groups including ours [13][28][36][30][37]. To date, all these reported AlGaN channel devices have their drain currents well below 1 A/mm which is a typical value for GaN channel HFETs with micron size gate lengths [93][94][95][96][97]. The fundamental current limiting factors in UWBG AlGaN-channel devices are: i) difficulty of forming low resistivity ohmic contact ii) high sheet resistance that results in higher value of series resistance thus limiting the drain current. The AlGaN material suffer from alloy scattering which leads to low 2-dimensional electron gas (2DEG) mobility in UWBG AlGaN channel layers approximately a factor of 3-5 lower than that of GaN [30][98][99]. Thus, the sheet resistance values for UWBG AlGaN channel HFETs are typically $2000 \Omega/\square$ as compared to around $300 \Omega/\square$ for GaN channel devices [100][89]. iii) insulating gate plays a very important role where a positive gate-bias can be used for increasing the drain-currents.

To decrease the contact resistivity and increase the peak drain currents in UWBG AlGa_N channel HFETs and MOSHFETs, several approaches have been explored. Xue et. al. used highly *n*-doped Al_xGa_{1-x}N selectively grown contact layers on top of the UWBG AlGa_N barrier layers [101]. However, the lowest achieved contact resistivity was still around 3.9 Ω-mm and, even with 0.16 μm long gates in a 1.2 μm access opening, the peak currents were limited to only 0.42 A/mm (at a gate voltage of +0V). As mentioned in the previous chapter, in our MOSHFET devices with 10 nm ALD oxides and *n*-doped barrier layers we achieved a contact resistivity as low as 1.6 Ω-mm and peak drain currents as high as 0.6 A/mm at a gate-voltage of +6V for 2 μm gate-length devices (access region 6 μm) [19]. More recently, we have also reported on a microchannel approach for reducing the effective contact resistance. For a 1:6 (fill factor), a 100 nm long gate in a 1.6 μm long access region, a peak drain-current of 900 mA/mm was measured at a gate voltage of +2V (Schottky gate) [102]. The processing sequence for fabricating these micro-channel devices was complicated with several steps needing precise e-beam lithography. Moreover, high gate leakage in these HFET devices limits usage of positive gate bias and it also reduces the breakdown voltage.

In this chapter, we address the second and third current limiting factors. To reduce the access resistance, we have used a perforated channel geometry which was shown to significantly reduce source and drain access resistances in Ga_N-channel devices [103]. Hybrid gate insulator (ZrO₂/Al₂O₃) is designed that allows to apply high positive gate bias. Incorporating these two novel approaches, we report Al₂O₃/ZrO₂-Al_{0.6}Ga_{0.3}N-Al_{0.4}Ga_{0.6}N depletion mode (D-mode) MOSHFETs with peak drain current I_{Dmax} more than 1.3 A/mm which is state of the art for AlGa_N-channel devices.

4.2 Experimental Details:

4.2.1 Epilayer structure:

The epilayer structure used in this study is similar to the structure we used for studies in previous chapter. Figure 4.1 (a) shows the sheet resistance of the as grown sample measured by Lehighton contactless sheet resistance mapping system. The on wafer C-V measurement by mercury probe C-V measurement system shows depletion voltage of the $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ HEMT structure is ~ 10 V (Figure 4.1 (b)).

4.2.2 Device Fabrication:

The process flow for the $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ perforated channel (PC) MOSHFET devices used in this study is shown below in Figure 4.2. The fabrication process is similar to what described in the previous chapter except the steps: perforated channel etching, thick SiO_2 deposition and contact pad opening. The thick SiO_2 is deposited in order to avoid air breakdown while measuring the breakdown voltage. Figure 4.3 shows the schematic of the final processed device.

4.2.3 Perforated Channel:

In the PC design, the gate area consists of the alternating regions of conducting straits (W_S) separated by non-conducting islands (W_B) where the channel material is completely removed (only under the gate but not in the G-S and G-D regions) (see Figure 4.4 (a-c)). The current flowing out of the gate straits therefore spreads out into larger area G-S and G-D regions which leads to smaller gap and contact access resistances. Each elementary section of PC-MOSHFET can be viewed as a device with the channel width equal to that of conducting straight W_S but with the access and contact regions about twice




Figure 4.1 (a) Sheet resistance measured by Lehighton sheet resistance mapping system (b) C-V characteristics measured by mercury probe C-V measurement system.




Figure 4.2 Process flow for the perforated-channel (PC) $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFET fabrication




Figure 4.3 Schematic of epitaxial heterostructure and device geometry of perforated-channel $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ MOSHFET device.




Figure 4.4 (a) layout of the perforated channel MOSHFET (b) The optical and SEM image of the perforated channel (PC) MOSHFETs showing the conducting straits and isolation between them where, W_B = width of the blocking gaps and W_S = width of the conducting straits. (c) cross- sectional view of PC-MOSHFET where 1 and 2 represent the un-perforated and perforated portion respectively.

as wide. Due to this, while intrinsic channel resistance and capacitance do not change, the total resistance per single elementary section is significantly reduced.

2D simulations show that $4\text{ }\mu\text{m}$ away from the gate edge the current density in between the channel straits is only two times lower than that along the strait center. As a result, the equivalent width of the S-G and G-D access regions, including the contact regions is larger than that of the gate strait hence leading to substantially lower access resistances. Importantly, the HFET capacitance coming mainly from the strait regions does not increase in PC design (see more on this below). The maximum reduction of the access resistances, by a factor of $2 - 3$, occurs when the gap between the straits is around twice the width of the straits and the gate-drain distance is larger or comparable to the strait width [103]. In addition, in the PC layout, the reduction in average power density reduces the device temperature and also enables higher channel currents. Figure 4.5 shows I-V characteristics of a conventional and PC-MOSHFET on a test AlGaIn-channel device where the PC-MOSHFET shows almost $2\times$ drain current compared to conventional MOSHFET at same gate voltage.

For the fabrication of PC-MOSHFET devices in this study, we selected the width of the straits $W_S \approx 3.75\text{ }\mu\text{m}$ and blocking gaps between them $W_B \approx 8.25\text{ }\mu\text{m}$ (see Figure 4.4 (b)). These dimensions were confirmed using Scanning Electron micrographs. This geometry corresponds to an optimal island/gap ratio of 2-2.5 as was determined following the procedure outlined in reference [103]. As shown in the cross-sectional view in Figure 4.4 (c), the 250 nm deep current blocking islands were formed using a Cl_2 based RIE process with an etch rate of $\sim 10\text{ nm/sec}$ after the formation of the source-drain ohmic contacts. Measurement on test structure shows that islands are completely insulating. The





Figure 4.5 I-V characteristics of a (a) conventional and (b) PC-MOSHFET

threshold voltage of perforated channel device was found to be same as that of non-perforated control device.

4.2.4 Gate Design and Fabrication:

Threshold voltage and gate leakage are the two most important key parameters in any MOSHFET device. Threshold is a direct function of k value of the material while leakage is directly dependent on bandgap (E_G). For an ideal high- k dielectric it is desired to have both k and E_G values to be higher, in order to have low threshold shift and high gate leakage suppression. Figure 4.6 (a) shows a clear trade-off between k and E_G . Materials with higher k values lack high E_G and vice-versa. One potential solution to this issue is making hybrid oxide by combining two different materials to achieve higher effective k and E_G .

In chapter 3, we have studied the performance comparison of $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ -channel MOSHFETs with high- k ZrO_2 , Al_2O_3 and TiO_2 . Al_2O_3 shows good gate leakage suppression in both forward and reverse direction compared to other two oxides. This is due to its highest bandgap among these set of oxides (Figure 4.6 (b)). ZrO_2 and TiO_2 demonstrate the similar amount of positive threshold shift while TiO_2 shows very poor gate leakage characteristics due to its low bandgap (see Figure 4.6). Based on this result, in this chapter we design hybrid $\text{ZrO}_2/\text{Al}_2\text{O}_3$ gate oxide where the material with higher k value (ZrO_2) is in contact with the semiconductor material for better threshold control and material with higher bandgap is on top of the first oxide layer to provide better leakage performance.

From Figure 3.19 in the previous chapter we see that, the 20 nm ZrO_2 shows the maximum gate leakage suppression among the three different oxide thicknesses in both






Figure 4.6 (a) Dielectric constant and bandgap plot of well-known oxide materials (b) Gate leakage characteristics of HFET and high- k ALD MOSHFETs.

voltage direction with large forward gate swing. Hence, for the fabrication of PC-MOSHFET devices in this study we choose 20 nm ZrO₂ coated with 5 nm Al₂O₃, resulting the total thickness 25 nm. After the perforated channel etching step, hot tetramethylammonium hydroxide treatment was used to remove post plasma etch residue [104]. Atomic Layer Deposition (ALD) was then used to deposit Al₂O₃/ZrO₂ bilayer for the gate insulator followed by e-beam gate metallization consisting of 100 nm Ni/200 nm Au. The ALD deposition step is described in the previous chapter.

4.2.5 SiO₂ deposition:

Plasma Enhanced Chemical Vapor Deposition (PECVD) has been the widely used deposition technique for SiO₂ films where a chemical vapor deposition is used to deposit thin films from a gas state to solid state on a substrate. This method allows for thin film deposition at very low temperatures compared to the thermal deposition. In this process, the desired CVD reactions take place by dissociating the chemical vapor molecules to produce highly reactive free radicals. A schematic of PECVD chamber diagram is shown in Figure 4.7.

For the PECVD deposition of SiO₂, the common sources used are SiH₄ and N₂O. Under plasma glow discharge, N₂O source breaks up into *O radicals. The reaction sequence for the deposition process are demonstrated as [105]:



The excited oxygen atoms can then (a) react with SiH₄ to produce disiloxane ((SiH₃)₂O) and (b) participate in the surface reaction that is necessary for the formation of SiO_x films. The reaction required for producing the (SiH₃)₂O can be written as







Figure 4.7 Schematic diagram of PECVD chamber




The surface reaction to form the SiO_x films can be expressed as



The deposition temperature for the devices used in this dissertation was 200 °C with a deposition rate 50 nm/min. The deposition was done all over the sample surface. In order to probe the contact pads the SiO₂ from the contact pads were selectively removed. It was done using a PR pattern that selectively opens a small portion of the contact pads of source, drain and gate contacts. The etching of siO₂ was done using dry RIE etching in CHF₃ + O₂ plasma. This gives an access for probes to measure the electrical performance of the device.

4.2.6 SiO₂ etching:


The etching of SiO₂ film can be done either in wet chemical etching or reactive ion etching (RIE). Wet etching is purely chemical process with no damage to the underlaying epilayers. The etching process consists of three processes: movement of the etchant species to the wafer surface, chemical reaction with the exposed surface which creates soluble byproducts, removal of the etch products from the surface. One of the most common wet etching processes of SiO₂ is etching in diluted HF solution. The etching of SiO₂ in HF is completely isotropic. The etching reaction for SiO₂ is [17]:



Since the wet etching is completely isotropic and sensitive to ambient temperature, the etch rate might not be constant. This results in incomplete or over-etching of SiO₂. Over etching of SiO₂ leads to undercut which is not desired in most of the cases.

In order to avoid undercut, dry etching using reactive ion etching (RIE) technique is performed for this study. Etching in plasma environment has several advantages over wet etching: i) plasmas are much easier to start and stop ii) plasmas are less sensitive to small change in wafer temperature iii) plasma etching results in much better anisotropic profiles for small features and produces less chemical waste than wet etching.

Figure 4.8 shows a schematic of a RIE chamber. An RIE system is a parallel plate reactor with one electrode powered with an RF input and the other electrode is grounded, typically to the chamber walls to increase the effective area. Si and SiO₂ surfaces are mainly etched by gases of the C_xF_y family (CF₄, C₂F₆, C₃F₆ and C₄F₈) [106]. F atoms react slowly with SiO₂ in the absence of ion bombardment [107]. This rate is too slow to cause much undercutting in most SiO₂ etching processes. Cl, Br, and H do not react with SiO₂ at room temperature. Ion bombardment greatly accelerates the etching of SiO₂ by F atoms. The typical conditions of such processes are gas pressure < 10 mTorr and input power > 0.1 W/cm³, which ensure the plasma density at the level of 10¹⁰- 10¹¹ cm⁻³ and the mean free path in the plasma is in the order of millimeters. Moreover, due to the enhanced directionality of the plasma, the etch profiles are highly anisotropic. Following heterogeneous reaction takes place during the etching process:



In the ion-stimulated chemical reaction the ion bombardment provides the formation of centers of chemisorption for fluorine atoms and the cleaning of the surface from nonvolatile unsaturated silicon fluorides [106]. Etching with C_xF_y gas produce rough surface that makes the process less useful, while it is found that the addition of CHF₃ with C_xF_y produces very smooth etch surface [108].




Figure 4.8 Schematic of a reactive ion etching (RIE) chamber


The SiO₂ etching for this study was accomplished by a SAMCO RIE model. Mixture of CHF₃, Ar and SF₆ was used as etching gas that provides an etch rate of ~ 60-70 nm/minute.

4.3 Device Characterization:


The sheet and contact resistances were measured using TLM patterns. The ohmic contact resistance was found to be 1.7 Ω -mm which is one of the lowest reported to date for UWBG Al_xGa_{1-x}N-channel HEMTs.

4.3.1 DC and Pulsed I-Vs:

In addition, the fabricated MOSHFETs were characterized in both the DC and the pulse regimes to reduce heating effects at high drain currents. Short-pulse I-Vs were measured using DIVA D260 dynamic IV analyzer with pulse duration of 500 ns and low duty cycle of 0.1%. Current-voltage characteristics of the MOSHFET with $L_{SD} \approx 8 \mu\text{m}$ ($L_{GD} = 4 \mu\text{m}$) are shown in Figure 4.9 (a). The drain currents are normalized to the channel width. For the PC-device the channel width is taken as the total width of all straits. This way of accounting for the total channel width is very similar to that used in large periphery multi-finger FETs. In those devices, substantial (50 – 150 μm long) portions of the gate metal are used to connect elementary sections of multi-finger device; the length of these connections is not included in the total width when calculating the normalized current. In PC design the gate lines connecting straits perform the same function as section-to-section connections in multi-finger design. The hybrid gate dielectric allows operation at a positive gate bias as high as 12 V without any excessive gate-leakage. As seen, pulse drain saturation current is as high as 1.33 A/mm (at $V_{GS}=+12\text{V}$). Even in DC mode the peak drain current exceeds 1.17 A/mm. In Figure 4.9 (b) we include device transfer



(a)



(b)


Figure 4.9 (a) IV characteristics of MOSHFEET in DC (solid lines), and pulse mode (open circles). (b) DC transfer curve and transconductance at $V_D=20$ V

characteristics and the transconductance curve in DC mode. The measured transconductance value of 90 mS/mm for DC mode (as high as 110 mS/mm for pulse mode) is also more than twice that of the reported value on identical geometry SiO₂-MOSHFET devices in the past [19]. The total on-resistances for the PC devices, extracted from the I-V slopes at low drain voltage are $R_{ON}(PC) \approx 10 \Omega\text{-mm}$ which is about of factor of two less than R_{ON} of the (CC) device with the same L_{SD} . The threshold voltage $V_{th} = -11 \text{ V}$ was the same for both the CC and the PC layouts and was not affected by introduction of additional epi-layers compared to previously reported results [19].


Relative contributions of the three key features employed in current design, namely – (1) perforated channel layout and (2) MOS- gate design – towards maximum drain current are shown in Figure 4.10 (a). It was found that channel perforation doubles the maximum drain saturation current of HFET and hybrid gate oxide increase the device peak current $\sim 1.5\times$. Figure 4.10 (b) shows reduction of the gate-leakage current that results from hybrid oxide. For the Al₂O₃/ZrO₂ MOSHFET, the gate leakage current remains in $\mu\text{A/mm}$ range even at a gate voltage as high as +12V. The dramatic decrease of the gate leakage current allows device to be operated in positive gate bias regime thus pushing saturation current well above 1.3 A/mm.

4.3.2 Channel Temperature measurement:

As seen from Figure 4.9 (a) the difference between pulse and DC drain currents which we attribute to self-heating is relatively small. To evaluate the self-heating effects, we extracted the active region temperature in the CC and the PC-MOSHFETs by comparing short-pulse drain saturation currents (no self-heating) at different ambient temperatures with DC drain saturation current at the same drain voltage. Short-pulse I-Vs




(a)




(b)

Figure 4.10 (a) Effect of key factors incorporated in the MOSHFET design on (a) maximum drain current and (b) gate leakage current.

were measured using DIVA D265 dynamic IV analyzer at different ambient temperatures. The probe station stage temperature was varied from room to 250 °C in 50 °C increments. Due to short pulse duration of 200 ns and large duty cycle of 0.04%, we assume that the self-heating effects in these pulse I-Vs can be ignored. To obtain nearly same dissipated power values, conventional and PC-devices with the same total channel width of around 50 μm were selected for this study (thus the full width of PC-MOSHFET was around 150 μm). After that static I-Vs at room temperature were measured for both type of devices, and their saturation currents (obtained from static IVs) were compared with the pulsed saturation current at different temperatures. The temperature at which pulse saturation current is equal to that in CW mode was taken as the active region temperature due to self-heating. Similar techniques were used in the past to extract thermal resistance of III-Nitride devices in [109][110]. To illustrate the method, pulsed I-Vs of the PC-MOSHFET at different temperatures and static I-V of the same device in CW mode are shown in Figure 4.11 (a); Figure 4.11 (b) shows how the device active region temperature was extracted. Similar technique was used to extract the active region temperature for conventional geometry MOSHFET. We found that the channel temperatures for the CC- and the PC-MOSHFET were 329 °C (at dissipated power 0.497 W) and 179.6 °C (at 0.560 W) respectively. The thermal resistance was then found as $R_{\text{TH}} = \Delta T / P$, where ΔT is the temperature increase due to self-heating. The obtained thermal resistance for the PC-MOSHFET was $R_{\text{TH-PC}} = 13 \text{ K.mm/W}$; that of the CC-MOSHFET $R_{\text{TH-CNV}} = 29 \text{ K.mm/W}$; therefore, $R_{\text{TH-PC}} \approx 0.40 \times R_{\text{TH-CNV}}$. The obtained $R_{\text{TH-PC}}$ value is also smaller than 25K.mm/W reported for III-N HFETs on sapphire in ref [109]. Because the total channel width and hence the power density are about the same for CC- and PC-MOSHFETs, we



(a)



(b)

Figure 4.11 (a) Static (open circles) and pulsed (solid lines) I-Vs of PC-MOSHFET measured at different temperatures as indicated on the graph, pulse width =200 ns; pulse period = 500 μ s, V_{GS} =+4V. (b) PC MOSHFET saturation current - temperature dependence in pulse mode (black symbols) and saturation current at room temperature in CW mode (horizontal dashed line). Similar technique was used for conventional geometry MOSHFET.

conclude that the PC design also offers significant improvement in the heat removal. We attribute this improvement to a better heat spreading in the buffer and the AlN template under the straits of PC-MOSHFET.

4.3.3 Breakdown measurement

Figure 4.12 shows the breakdown voltage dependence for devices with different gate to drain spacings of 2, 4 and 8 μm . As seen from the data, breakdown voltage increases to nearly 1000V for the largest spacing. The maximum breakdown field of 2.08 MV/cm achieved for the 2 μm gate–drain spacing exceeds most reported for AlGaIn-channel devices [26][24][111]. Note, these devices had no field-plates and they did not undergo any special surface treatment other than the SiO_2 coating. We therefore expect that the breakdown field and the device operating voltages to further go up with better surface treatment and field-plating.

4.3.4 Baliga High-Frequency Figure of Merit (BHFFOM):

An important characteristic of transistor switches is Baliga High-Frequency Figure of Merit BHFFOM [112]. $\text{BHFFOM} = f_{\text{BHF}} = 1/(\text{R}_{\text{ON}} \times \text{C}_{\text{in}})$, where R_{ON} is the device on-resistance and C_{in} is the input capacitance. For FETs, $\text{C}_{\text{in}} \approx \text{C}_{\text{G}}$ where C_{G} is the gate capacitance. At zero gate voltage, $V_{\text{G}} = 0$, the capacitances of the CC- and PC- devices were 8.7 pF/mm and 2.7 pF/mm respectively (see Figure 4.13). Hence, the gate capacitance C_{G} of the PC-MOSHFET is around 3 times smaller than that of the CC-MOSHFET. Experimentally obtained values of R_{ON} and C_{G} allow to compare the BHFFOM for conventional and PC-MOSHFETs: $f_{\text{BHF-CC}} = 4.6 \text{ GHz}$ and $f_{\text{BHF-PC}} = 8 \text{ GHz}$. As evidenced by these results, the maximum switching frequency for PC-MOSHFET is significantly higher than that of a conventional continuous channel geometry device.




Figure 4.12 Breakdown characteristics of MOSHFETs with different gate-drain spacing.




Figure 4.13 C-V characteristics of conventional and PC-MOSHFETs

4.4 Summary

In this chapter, for the first time we have demonstrated perforated channel UWBG AlGa_N MOSHFET, with the saturation drain current exceeding 1.3 A/mm. The devices with a new gate-insulator design exhibit a three terminal breakdown field higher than 2 MV/cm and an extremely low gate-leakage current. The PC-MOSHFET device design leads to a factor of two lower access resistance due to the current spreading that occurs between the conducting channel sections and the larger area source and drain contacts. As a result, the PC-device design has nearly a two times higher unit-width channel current and Baliga high-frequency figure of merit. In addition, due to enhanced heat spreading, their thermal resistance is also more than two times lower than a continuous channel device on the same epilayer structure.


CHAPTER 5: ENHANCEMENT MODE MOSHFET DEVICES

5.1 Background:


GaN devices are by nature normally-on devices, since the 2DEG channel is immediately present in an AlGaIn/GaN heterojunction. However, power electronics industry strongly wished normally-off devices. In several applications, enhancement-mode (E-mode) HFETs are preferable as they provide short-circuit protection power switches [111], eliminate the need of negative bias [113], and are useful in direct-coupled Field-Effect-Transistor logic [114] etc.

Figure 5.1(a) shows a typical cascode GaN power converter circuit where the D-mode GaN power transistor is controlled by the Si power driver. These two are connected with thick Cu wires. Although GaN can operate at very high frequency, due to the parasitic parameters that arise from the circuit arrangement the practical operating frequency is much lower than its capability. Figure 5.1 (b) shows that the efficiency in GaN based IC is pretty much constant over the whole frequency range while it decreases with frequency for discrete GaN as well as Si based GaN power converter. Many researchers are working with GaN based IC to get the full benefit of the material. As a result, there are already some products off the shelf based on integrated E-mode/ D-mode GaN technology as shown in Figure 5.1(c).


Achieving E-mode operation in AlGaIn-GaN HFETs has been accomplished by: (i) decreasing the barrier thickness [115][116][117][118][119], (ii) adding cap layers



(a)



(b)



(c)

Figure 5.1 (a) Conventional cascode GaN power converter (b) GaN power converter efficiency as a function of frequency (c) commercially available integrated E-mode/D-mode technology

[120][121][122], and (iii) using fluoride-based treatment [123][124]. Kanamura et al. reported GaN MOSHFET with the highest peak drain current of 0.8 A/mm (at $V_G=+10$ V) and OFF-state breakdown voltage of 320 V at $V_G=0$ V [125]. Using linear extrapolation for threshold-voltage (V_{THLE}) they obtained $V_{THLE}=+3$ V. Asubar et al. demonstrated GaN MOSHFETs with $V_{THLE} \sim +5$ V and a peak current of 425 mA/mm [119]. Several research groups are developing ultrawide bandgap (UWBG) $Al_xGa_{1-x}N$ channel E-mode devices for high-temperature, high-voltage, and high-power applications. Recently using fluorine treatment, Klein et al. reported E-mode UWBG $Al_{0.7}Ga_{0.3}N$ channel HFET with $V_{TH}=+0.5$ V (at $I_{DS}=0.1$ mA/mm) with a peak current of only 35 mA/mm (at $V_G=+6.6$ V) [32]. In this chapter we discuss fabrication and characterization of high current and high threshold voltage $Al_{0.4}Ga_{0.6}N$ -channel E-mode HEMTs that was achieved via gate recess technique. The channel perforation and hybrid oxide that was used for fabricating high current D-mode devices, same techniques were applied here to enable realization of high-current $Al_{0.4}Ga_{0.6}N$ -channel E-mode devices.

5.1.1 High- k for recessed gate E-mode devices:

Figure 5.2 shows the schematic of a recessed gate AlGaN MOSHFET. In recessed gate devices, in the gate region the AlGaN barrier layer is removed by plasma etch and the recessed region is passivated by an insulator. This device is a hybrid transistor connecting in series the recessed MIS-channel with two access regions having a lower resistance due to the presence of 2DEG. The total on-resistance of this transistor R_{on} is given by the sum of different contributions

$$R_{on} = 2R_C + R_{SG_2DEG} + R_{CH} + R_{GD_2DEG} \quad (5.1)$$




Figure 5.2 Schematic of a recessed gate MOSHFET

The channel resistance R_{ch} is proportional to the gate length L_g and decreases with increasing the channel mobility μ_{ch} [126]. The recessed gate region is the most important part of the normally-off transistor. In particular, the surface roughness of the recessed area, the quality of oxide/semiconductor interface and the presence of electrically active defects can have a significant impact on the channel mobility with subsequent effect on the total resistance. ALD oxides have shown very smooth surface due to its layer by layer deposition compared to PECVD deposited SiO_2 [21]. Interface state density is another important parameter that has adverse effect on field effect mobility. High- k oxides shows better screening of the interface state density, thus improving mobility compared to SiO_2 [126]. Most importantly, we have seen in previous chapters that, these high- k oxides shift the threshold voltage towards positive direction as opposed to negative shift in SiO_2 , which is a major step in E-mode device fabrication. Hence, to fabricate E-mode device high- k oxides provide excellent benefits compared to low- k SiO_2 .

5.2 Experimental Details:

The epilayer structure that was used to fabricate perforated channel D-mode devices, part of the same wafer was used to fabricate perforated channel E-mode devices.

5.2.1 Device Fabrication:

Figure 5.3 (a-f) shows the major steps of E-mode device fabrication. The processing consisted of Inductively Coupled Plasma Reactive Ion Etching (ICP-RIE) for mesa-isolation (Figure 5.3 (a)) followed by the formation of source drain ohmic-contacts. Zr/Al/Mo/Au (150/1000/400/300 Å) was deposited with E-beam evaporation and annealed for 30 seconds at 950 °C under N_2 ambient using rapid thermal annealing (RTA) (Figure 5.3 (b)). Perforated channel was made by partially etching the channel material using ICP-





Figure 5.3 major steps of E-mode device fabrication process

RIE which was conducted by exactly same process as described in the previous chapter. As shown in Figure 5.3 (c,d), the barrier was recessed to ~10 nm thickness using a slow ICP-RIE etching process with BCl_3/Cl_2 gas mixture followed by chemical treatment of etched surface with tetramethylammonium hydroxide (TMAH) solution to smooth out the surface as has been done with III-nitrides previously [104][127]. The etch rate of 1 nm/sec was calibrated using Atomic Force Microscopy (AFM). Then a 25 nm thick $\text{ZrO}_2\text{-Al}_2\text{O}_3$ insulator (ZrO_2 followed by Al_2O_3) stack was deposited in the recess region using Atomic Layer Deposition (ALD) technique before the formation of the Ni/Au gates. The gate-length, gate-source and gate-drain spacings were respectively $L_G \approx 2.0 \mu\text{m}$, $L_{SG} \approx 1.5 \mu\text{m}$ and $L_{GD} \approx 2.5 \mu\text{m}$. The transistor surface was protected with PECVD deposited 400 nm thick SiO_2 film for high-voltage breakdown measurements.


Figure 5.4 (a) shows the schematic of epilayer structure and device geometry of the fabricated E-mode MOSHFET. Figure 5.4 (b) shows the simulated energy band diagram of structure epilayer structure of Figure 5.4 (a) in the cases of barrier recess (bottom) and without barrier recess (top). For recessed barrier structure, the bottom of the conduction band is above E_f , indicating absence of 2DEG at $V_G = 0 \text{ V}$ which means normally-off operation, while for structure without barrier recessing there is clear dip of E_c below E_f .

5.2.2 E-mode MOSHFET characterization:

TLM was used to estimate the sheet-resistance (R_s) and the contact resistance to be $\sim 1700 \Omega/\square$ and $\sim 1.7 \Omega\text{-mm}$ respectively. The R_s value was within 10% of that measured using rf-eddy current approach. Then perforated channel devices were measured and the drain currents were normalized to the conducting portion of the channel width which is $15.6 \mu\text{m}$ (W_s) for a $50 \mu\text{m}$ ($W_s + W_b$) width unperforated device.



(a)



(b)

Figure 5.4 (a) Schematic layout of recessed gate MOSHFET and (b) Band diagram for epilayer structure of Figure 4.1 (a): without recessed barrier (top) and recessed barrier (bottom).

5.2.2.a DC and pulsed I-Vs:

Figure 5.5 (a) inset shows the source-drain characteristic curves for the recessed-gate $\text{Al}_2\text{O}_3\text{-ZrO}_2\text{/PC-MOSHFET}$ with $L_G \approx 2.0 \mu\text{m}$, $L_{SG} \approx 1.5 \mu\text{m}$ and $L_{GD} \approx 2.5 \mu\text{m}$. A peak current of 0.48 A/mm was measured at a gate bias of +12 V while it is 0.15 A/mm when normalized to the full channel width (W_S+W_B). Even with normalized to full channel width, the current density is the highest reported value till date for UWBG AlGaN channel E-mode devices. Pulsed I-V measurement was done using DIVA D-265 dynamic IV analyzer with a pulse duration of 500 ns and low duty cycle of 0.1% to avoid self-heating. At $V_G = +10 \text{ V}$, the pulsed current was found to be 0.38 A/mm (see Figure 5.5 (b)), a slight increase from 0.36 A/mm DC current. We estimated an ON-resistance (R_{ON}) of $18 \Omega\text{-mm}$. In Figure 5.5 (a) we find $V_{TH}=+3.6 \text{ V}$, from linear extrapolation, with a transconductance of 70 mS/mm ($L_G \approx 2.0 \mu\text{m}$). To estimate the V_{TH} variation, ten random devices were measured, spread over 1.5 cm to be representative of the whole quarter of a 2" wafer. The mean $V_{TH} = 2.75 \text{ V}$ with a standard deviation of 0.57 V (Figure 5.8). The V_{TH} variation across the wafer could be due to following two reasons: i) recess depth variation ii) variation of sheet resistance across the wafer. The most likely cause is recess depth variation $\sim 2\text{nm}$, which would cause $\sim 0.6 \text{ V}$ V_{TH} shift [128], potentially accounting for the observed variation. The sheet resistance variation is most likely caused by variations in carrier mobility across the wafer, as C-V measurements on the as-grown wafers showed similar N_s across the sample.




Figure 5.5 (a) source- drain I-V characteristics of a recessed-gate E-mode Al_2O_3 - ZrO_2 /PC-MOSHFET with $L_G=2\mu\text{m}$, $L_{SD}=6\mu\text{m}$ and gate-width $W_G=50\mu\text{m}$ (b) DC and pulsed I-v characteristics of E-mode PC-MOSHFET (c) N_s and μ - V_G dependencies for the E-mode MOSHFET device.

5.2.2.b N_s and μ :

To determine the factors leading to the high drain current we extracted the gate voltage dependencies of N_s and μ . Figure 5.5 (c) shows N_s reaching $1.6 \times 10^{13} \text{ cm}^{-2}$ at $V_G = +12 \text{ V}$. μ is as high as $1050 \text{ cm}^2/(\text{V.s})$ near threshold $V_G = 4 \text{ V}$ and decreases to $200 \text{ cm}^2/(\text{V.s})$ at $V_G = +12 \text{ V}$, consistent with the high- k MOSHFETs discussed in chapter 3 [129].

5.2.2.c Transfer and gate leakage characteristics:

Figure 5.6 (a) compares the semi-log transfer characteristics for the device of Figure 5.5(a) measured at $V_{DS} = +20 \text{ V}$ with that for an identical geometry D-mode device (no gate-recess) fabricated on the same wafer, showing a V_{TH} shift of $+12.2 \text{ volts}$ due to the gate recess. The E-mode device shows a hysteresis of 0.8 V between forward and reverse sweep of gate voltage, higher than that of D-mode (0.2 V) indicating higher trap charges at semiconductor/oxide interface or bulk [125][130]. We speculate this higher trap density might be from barrier recessing. This is supported by the slight increase in subthreshold swing (SS) increase after barrier recess from $105 \pm 8 \text{ mV/decade}$ for the non-recessed control devices to $138 \pm 19 \text{ mV mV/decade}$. The best E-mode device showed $SS = 128 \text{ mV/decade}$ and an ON/OFF ratio $> 1.5 \times 10^8$, while $I_{GS} < 10 \mu\text{A/mm}$ over the entire V_G range (Figure 5.6(a)).

5.2.2.d Breakdown characteristics:

Three terminal breakdown voltage at $V_G = 0 \text{ V}$ for a device with $L_{GD} = 4.1 \mu\text{m}$, was found to be $+700 \text{ V}$ (Figure 5.7) which is above $+600 \text{ V}$, required for power devices in automotive applications, and has not been reported for UWBG AlGaN E-mode devices [32][131].




Figure 5.6 (a) Semi-log double-sweep transfer characteristics measured at $V_{DS}=+20V$ for the E-mode device of Fig. 3. The transfer curve for a D-mode device at $V_{DS}=+20V$ is shown for comparison. Also plotted is the gate leakage current of the E-mode device.




Figure 5.7 Breakdown voltage data for the E-mode device of this study.

We benchmark the $\text{Al}_2\text{O}_3\text{-ZrO}_2/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ channel E-mode devices against other wide (GaN) and ultrawide bandgap ($\beta\text{-Ga}_2\text{O}_3$ and AlGaN) channel E-mode devices in Figure 5.8, where for GaN channel we only included devices with $I_{\text{DS}} > 400$ mA/mm [132][133][134][135][136][137]. Our results show highest current density among ultrawide bandgap materials while compare favorably to some of the best values for GaN despite the greater maturity of GaN-channel HFET technology.

5.3 Summary:

In this chapter, we have demonstrated a recessed-gate enhancement-mode $\text{Al}_2\text{O}_3\text{-ZrO}_2/\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$ Metal-Oxide-Semiconductor heterostructure field-effect transistor (MOSHFET) with drain current as high as 0.48 A/mm at a gate-source voltage of +12 Volts by applying the perforated channel and hybrid gate oxide that enabled realization 1.3 A/mm record drain current for depletion mode MOSHFETs. The device exhibited a threshold-voltage (V_{TH}) of 2.75 ± 0.57 V with absolute maximum $V_{\text{TH}} = 3.6$ V, a +12.2 V shift from that for a depletion-mode MOSHFET fabricated on the same wafer. A 3-terminal breakdown voltage of 700 V was measured in the off-state, showing the viability of E-mode UWBG AlGaN for power electronics.




Figure 5.8 Comparison of our reported results with I_{Dmax} and V_{TH} of some normally-off wide bandgap GaN as well as UWBG AlGaN and Ga₂O₃ channel HEMTs reported in literature.

CHAPTER 6: TEMPERATURE CHARACTERISTICS OF HIGH-CURRENT UWBG ENHANCEMENT AND DEPLETION MODE ALGAN-CHANNEL MOSHFETS

6.1 Background:

Due to their high FOM III-nitride (III-N) based power switching transistors are destined to operate over broader temperature ranges. Hence, their temperature (T)-dependent behavior and stability are of critical significance to the III-N power circuits and systems. III-N depletion and recessed-gate enhancement mode MOSHFETs as two predominant types of III-N power devices featuring insulated gate structures, are encountered with challenges of V_{TH} instability originating from the interface traps at the gate-dielectric/III-N interface [138]. The thermally sensitive electron emission processes of the interface traps make such studies critically important for devices intended for high-power, high-temperature and harsh environment condition operation. In this chapter we present the studies of performance characteristics of the high current D-mode and E-mode devices at elevated temperatures up to 150 °C. The measurement for this study were done using heated probe station.

6.2 Temperature dependent characterization:

6.2.1 Drain current density:

Figure 6.1 (a-c) shows the output characteristics of the D- and E-mode MOSHFETs at elevated temperature. As the temperature increases the D- and E-mode MOSHFETs

behave differently. While the output current decreases in D-mode MOSHFETs, it increases in E-mode MOSHFETs. Details about the mechanism will be discussed in the later part of this chapter.

6.2.2 V_{TH} and μ :

Next, we studied the temperature dependencies of the threshold voltages of D- and E-mode MOSHFETs. The temperature dependent V_{TH} are shown in Figure 6.2 (a). As seen, for the D-mode MOSHFET, the V_{TH} experiences positive V_{TH} shift of + 1.7 V from RT to 150 °C; for the E-mode MOSHFET the shift is negative: -2.9 V. Figure 6.2 (b) shows the mobility variation with temperature, $\mu(T)$, for a sheet carrier density $N_S=1\times 10^{13} \text{ cm}^{-2}$. $\mu(T)$ in D-mode devices decreases with temperature while it increases for E-mode devices.

6.2.2.a Dominant mobility mechanism in D- and E-mode MOSHFETs:

By power law fitting of $\mu(T)$, indices (α) in the equation $\mu=AT^\alpha$ were obtained as -0.4 and +0.5 for D and E-mode devices respectively. This means that in D-mode devices the mobility is dominated by phonon scattering (typically in GaN $-2<\alpha<-1$) mixed with alloy scattering ($\alpha\approx 0$) while in E-mode it is dominated by ionized impurity or charge scattering (typically in GaN $+1<\alpha<2$) and alloy scattering ($\alpha\approx 0$) [139][140]. We attribute the increased charge scattering in E-mode devices to the additional fixed charges and interface traps introduced by barrier recess, as will be discussed separately below. For the D-mode device, the V_{TH} gets more positive with temperature increase. This means that the total channel charge decreases, along with $\mu(T)$. We therefore expect the drain current to decrease with temperature. For the E-mode device, the V_{TH} gets more negative reflective of an increased channel charge, as $\mu(T)$ also increases. Therefore, the overall drain current is expected to increase with the temperature, as was observed (see Figure 6.1).




Figure 6.1 Drain current density of D- (a) and E-mode (b) devices at room temperature and 150 $^{\circ}\text{C}$ (c) Drain current plot as a function of temperature for D- and E-mode devices.

6.3 Temperature induced threshold instability mechanism:

To further analyze the mechanisms leading to significant V_{TH} shifts with temperature in MOSHFETs, we compared them with those of a similar device having Schottky gate (no dielectric). As seen from Figure 6.2 (a), the V_{TH} shift for HFET is significantly smaller, +0.2 V. This shows that the V_{TH} shift is mainly due to the charges in dielectric or at dielectric-barrier interface. The extracted subthreshold swing (SS) value for D and E-mode devices were 99 mV/decade and 134 mV/decade giving ideality factor (n) of 1.7 and 2.3 respectively (Figure 6.3 (a)), indicating an increased density of interface traps at the recessed interface in the E-mode device [141]. Frequency dependent C-V measurements were carried out to identify interface state density (D_{IT}) in the depletion and enhancement mode MOSHFETs. In Figure 6.4 we include the C-V data at room temperature. The extracted values of D_{IT} as a function of temperature are plotted in Figure 6.5. Like the observed V_{TH} shifts, the D_{IT} for E-mode MOSHFET is higher than that for D-mode device. We attribute this larger D_{IT} value in E-mode devices to the barrier recessing process which introduces traps at the oxide/semiconductor interface, consistent with the increased SS. Similar trends have been observed in a study from Yang et. al [142].

In addition to D_{IT} causing the V_{TH} shift, we will argue that fixed oxide charges (Q_{ox}), as measured by C-V are also responsible. For these C-V measurements, we used devices with gate-length $L_G = 80 \mu m$, and gate-width $W = 200 \mu m$. With the measured C-V data, we conducted electrostatic analysis determine the fixed oxide charges[46]. The detailed procedure is described in chapter 3. The extracted $Q_{ox}(T)$ is plotted in Figure 6.5. It shows that in D-mode device, $Q_{ox}(T)$ is much higher than $D_{IT}(T)$. These are fixed negative charges which deplete the channel, and shifts V_{TH} more positive, giving a




Figure 6.2 (a) Temperature-dependent threshold voltages for D- and E-mode devices. The V_{TH} shifts from RT to 150 $^{\circ}\text{C}$ are -2.9 V for E-mode and + 1.7 V for D-mode MOSHFETs; For comparison, the V_{TH} shift of +0.2 V for Schottky-gate D-mode HFET is also shown. (b) Power law fitting of mobility versus temperature to extract power law indices (α).




Figure 6.3 Temperature dependent subthreshold swing (SS) for D and E mode devices.




Figure 6.4 Frequency dependent C-V characteristics of D- (a) and E-mode (b)

MOSHFETs.

total shift of +1.7 V from RT to 150 °C. In E-mode device, the Q_{ox} and D_{IT} values are comparable, thus the effect of Q_{ox} is compromised by D_{IT} , thus shifting the V_{TH} in opposite direction. We use these values of fixed charges in a 1-D Poisson Solver simulation [143] and observe similar V_{TH} shift from from RT to 150 °C. The experimental and simulated data are plotted in Figure 6.6.

Our results suggest that a deep sub-bandgap trap level (E_t) located near mid-bandgap plays the role for positive and negative V_{TH} shift in D and E-mode devices respectfully as has been done with AlGaIn/GaN HEMT's [144]. We assume this state is donor-like, neutral when occupied and positive when empty. In D-mode device, at RT majority of the trap states contribute electrons (positively charged) to form N_s and the fermi level (E_f) is well above the bottom of the conduction band (Figure 6.7) [16]. As the temperature increases trap states start occupying electrons from 2DEG, moving E_f down towards the intrinsic midgap position. At elevated temperature, the 2DEG density is less than that of room temperature. As a result, less negative voltage is required to deplete the channel compared to room temperature, causing a positive threshold shift.

In the E-mode devices, at RT the E_f is between E_t and E_v . With temperature rise the E_f moves up, filling more trap states. Electron transfer then occurs to conduction band of $Al_{0.4}Ga_{0.6}N$ which is close to E_t . As the temperature keep increasing, more and more electrons transfer from the trap states to 2DEG. Additional negative voltage required to deplete the excess electrons causing a more negative threshold shift.




Figure 6.5 the temperature dependence of interface state density (D_{it}) and oxide charge(Q_{ox}))




Figure 6.6 Experimental and simulated V_{TH} shift as a function of temperature. The simulated data were achieved using 1-D Poisson solver.




Figure 6.7 Schematic energy band diagram showing the trap energy level (E_t) and position of the Fermi level relative to E_t .

6.4 Summary:

In summary, we presented temperature dependent electrical characteristics of high-current depletion (D-mode) and barrier-recessed enhancement-mode (E-mode) ultrawide bandgap (UWBG) $\text{Al}_{0.4}\text{Ga}_{10.6}\text{N}$ channel insulated gate heterojunction field-effect transistors (MOSHFET's) fabricated on the same wafer. Over a temperature range of 125 °C, the V_{TH} shifted in opposite direction for D and E-mode devices with a rate of +13.5 mV/K and -23 mV/K respectively giving an overall shift of +1.7 V and -2.9 V. This was attributed to changes in the fixed and trapped charge densities in the dielectric and at the dielectric–AlGaIn barrier interface. A single deep sub-bandgap trap level was sufficient to explain the threshold shifts in both devices. The effective channel mobility in the E-mode devices was argued to be limited by charge scattering, arising from the same charges introduced during barrier recessing that shifted V_{TH} .

CHAPTER 7: CONCLUSION AND FUTURE WORK SUGGESTION

7.1 Conclusion:

This thesis has studied the issues of threshold voltage control and gate leakage in high power metal-oxide semiconductor heterojunction field effect transistors (MOSHFETs) which were based on ultrawide bandgap (UWBG) AlGaN channels. UWBG AlGaN materials, despite their clear benefits due to higher figure of merit, large V_{TH} in AlGaN-MOSHFET devices compared to HFET devices limit their usage for practical application and this have been a bottleneck for high performance MOSHFET device fabrication. Through this dissertation novel solutions to this problem have been proposed and high-performance devices have been demonstrated.

A large portion of this thesis is dedicated to understanding the mechanism of threshold voltage shift in UWBG AlGaN-channel MOSHFETs and demonstrates the V_{TH} control using high- k gate dielectrics that was achieved using high temperature gate oxide annealing. Several high- k ALD oxides such as ZrO_2 , Al_2O_3 and TiO_2 were studied. For these, in addition to the V_{TH} control and gate-leakage reduction, the effect on other device parameters such as mobility, sheet carrier density and current collapse were also studied. Our analysis shows that, in these high- k ALD MOSHFETs the polarity of the

interfacial oxide charges can be controlled using high temperature annealing which in turns enable positive V_{TH} shift. Positive V_{TH} shift is an important step in achieving low threshold D-mode as well as E-mode device fabrication. All the fabricated MOSHFETs show severe current collapse under the application of gate and drain pulses due to the presence of additional interfacial and bulk oxide charges, Si_3N_4 passivation shows effective removal of current collapse in these high- k ALD MOSHFETs.

State of the art depletion and enhancement mode UWBG AlGaN-channel devices were realized using hybrid ZrO_2/Al_2O_3 gate dielectric in combination of pseudomorphic epilayer structure and perforated channel geometry to achieve lower access resistance. Hybrid oxide layer enabled realization of forward gate voltage swing as high as +12 V, resulting record drain current density of 1.3 A/mm and 0.48 A/mm for D- and E-mode MOSHFETs, respectively. These devices offer extremely low gate leakage current. A breakdown voltage of +700 V was achieved in these devices for a gate-drain spacing of 4.1 μm without any field plate. The high ON-state drain current density and OFF-state breakdown voltage make these devices potential candidate for high power switching application. Moreover, these devices will find applications in high power/voltage amplifiers and will operate at temperatures in excess of 250 °C.

Despite significant progress in AlGaN channel device performance demonstrated in this thesis, still there are room for improvements. In the following sections, novel approaches are discussed that can further improve the AlGaN-channel device performance in the future.

7.2 Future Work:

7.2.1 Monolithically Integrated D- and E-mode MOSHFET:

Most of the commercially available drive modules or peripheral logic control for GaN-based power converters are still implemented with Si integrated circuits (ICs) [145] [146]. Such a hybrid scheme with GaN power devices and Si ICs inevitably consumes more board space and yields larger parasitic inductance, which could limit the performance of GaN power switches under high-frequency operation [147]. Instead, the direct-coupled FET logic (DCFL) ICs with monolithically integrated Enhancement/Depletion-mode n-channel devices offer a straight-forward and convenient approach to implementing GaN digital ICs [148][149]. Several groups have developed GaN channel based ICs [149][150][151], while till date there is no report on AlGaN channel-based ICs.

Taking the advantages of the high-performance D and E mode UWBG AlGaN channel devices discussed in this dissertation, for future work we suggest design and fabricate AlGaN channel based integrated device for high temperature, high voltage and high-power application. Figure 7.1 shows the schematic of monolithically integrated D- and E-mode MOSHFETs.

7.2.1.a Mask Layout Design:

To fabricate the D/E-mode integrated HEMT we will need Photoresist mask for each level of fabrication. The mask will be designed using AutoCAD design tool. Following are the mask levels that will be required to accomplish the work:




Figure 7.1. Schematic of monolithically integrated D and E mode MOSHFET

- i) MESA etching
- ii) Ohmic contact formation
- iii) E-mode Gate recess
- iv) Ohmic opening after Oxide deposition
- v) Depletion and Enhancement mode Gate Forming
- vi) Interconnection

7.2.1.b Device Fabrication, Characterization:

The major processing steps are shown in Figure 7.2. The device fabrication will be followed by detailed characterization in order to extract the device performance parameters (breakdown voltage, mobility, sheet carrier density, peak current) at room temperature as well as elevated temperature.




Figure 7.2 Major Processing steps (a) MESA isolation between Depletion and Enhancement mode (b) Ohmic (Source/Drain) contact formation (c) E-mode device gate definition and recess (d) $\text{Al}_2\text{O}_3\text{-ZrO}_2$ gate insulator deposition using Atomic Layer Deposition (ALD) technique and ohmic contact (Source/Drain) region opening (e) D and E-mode device gate definition with photoresist (f) D and E-mode device gate metallization and interconnections .

7.2.2 Enhancement of Breakdown Field:

7.2.2.a Field Plate:

In GaN-channel devices, the use of field plate have shown to significantly increase the breakdown. The main purpose of the field plate is to reshape the electric field distribution in the channel and to reduce the peak value on the drain side of the gate. The benefit is an increase of the breakdown voltage and a reduced high field trapping effect. The breakdown field for the AlGaN-channel MOSHFETs reported in this dissertation is ~ 1.7 MV/cm which is much lower than the theoritical breakdown field for 40% Al AlGaN channel layer i.e, ~7 MV/cm. The application of field plate will further improve the device performance to enhance the potential of these high performance devices. Figure 7.3 shows a typical MOSHFET device with source connected field plate.






Figure 7.3 MOSHFET device with field plate design

7.2.2.b Undoped Barrier/Selective area contact regrowth:

The MOSHFET devices reported in this dissertation contains very highly doped AlGa_N barrier layer to form low resistance ohmic contact. High barrier doping facilitates ohmic contact formation but it accelerates the device breakdown thus reducing the breakdown field. To achieve the full potential of AlGa_N material it is extremely important to enhance the breakdown voltage that demands undoped barrier epilayer structure design. The alternate and more promising way of contact formation on undoped barrier layer is selective area contact regrown technique which is integrated growth and process based technology. In this approach the whole wafer is covered with SiO₂ hard mask. Source and drain contact region are defined using photolithography followed by the SiO₂ removal and epilayer etching using ICP-RIE as shown in Figure 7.4(a). Extremely doped Ga_N is grown in the ohmic contact area as shown in Figure 7.4 using MOCVD system that ideally provides connection between the source/drain metal and the 2DEG. In this way the drawback of early breakdown coming from the doped barrier design can be avoided. There are growth and device processing challenges with this approach. Research is going on to solve these challenges by many groups all over the world including ours. Current ongoing research and development at the Photonics and Microelectronics Lab in the University of South Carolina directed by Prof. Asif Khan is giving hope to solve these issues and moving to next step of achieving theoretical limit of UWBG AlGa_N based HEMTs.



(a)



(b)

Figure 7.4 (a) source and drain ohmic region recessed for n+GaN regrowth (b) n+GaN regrown contacts

REFERENCES

- [1] Q. Guo and A. Yoshida, “Temperature Dependence of Band Gap Change in InN and AlN,” *Jpn. J. Appl. Phys.*, vol. 33, no. 5R, p. 2453, 1994, doi: 10.1143/JJAP.33.2453.
- [2] E. Silveira, J. A. Freitas, S. B. Schujman, and L. J. Schowalter, “AlN bandgap temperature dependence from its optical properties,” *J. Cryst. Growth*, vol. 310, no. 17, pp. 4007–4010, 2008, doi: 10.1016/j.jcrysgro.2008.06.015.
- [3] U. K. Mishra, L. Shen, T. E. Kazior, and Y. F. Wu, “GaN-based RF power devices and amplifiers,” *Proc. IEEE*, vol. 96, no. 2, pp. 287–305, 2008, doi: 10.1109/JPROC.2007.911060.
- [4] J. L. Hudgins, S. Member, G. S. Simin, E. Santi, S. Member, and M. A. Khan, “An Assessment of Wide Bandgap Semiconductors for Power Devices,” *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 907–914, 2003.
- [5] M. Su, C. Chen, and S. Rajan, “Prospects for the application of GaN power devices in hybrid electric vehicle drive systems,” *Semicond. Sci. Technol.*, vol. 28, no. 7, p. 074012, 2013, doi: 10.1088/0268-1242/28/7/074012.
- [6] S. Muhtadi, “STUDY OF ULTRA WIDE BAND GAP ALXGA1-XN FIELD EFFECT TRANSISTORS FOR POWER ELECTRONIC APPLICATIONS,” *PhD Thesis, Univ. South Carolina*, 2017.
- [7] T. Kikkawa, M. Kanamura, T. Ohki, K. Imanishi, K. Watanabe, and K. Joshin,

- “Current Status and Future Prospects of GaN HEMTs for High Power and High Frequency Applications,” *ECS Meet. Abstr.*, vol. MA2012-02, no. 30, pp. 2555–2555, 2012, doi: 10.1149/ma2012-02/30/2555.
- [8] M. Meneghini *et al.*, “GaN-based power devices: physics, reliability and perspectives,” *J. Appl. Phys.*, vol. 130, no. 16, p. 181101, 2021, doi: 10.1063/5.0061354.
- [9] K. Kano, *Semiconductor Devices*. Prentice Hall, 1998.
- [10] E. A. D. and R. J. K. Albert G Baca, B A Klein, A M Armstrong, A A Allerman, “High Al-content AlGa_N-based HEMTs,” in *Wide Bandgap Semiconductor-Based Electronics*, 2020, pp. 11-1-11–42.
- [11] M. E. Coltrin, A. G. Baca, and R. J. Kaplar, “Analysis of 2D Transport and Performance Characteristics for Lateral Power Devices Based on AlGa_N Alloys,” *ECS J. Solid State Sci. Technol.*, vol. 6, no. 11, pp. S3114–S3118, 2017, doi: 10.1149/2.0241711jss.
- [12] J. Y. Tsao *et al.*, “Ultrawide-Bandgap Semiconductors: Research Opportunities and Challenges,” *Adv. Electron. Mater.*, vol. 4, no. 1, p. 1600501, 2018, doi: 10.1002/aelm.201600501.
- [13] S. Muhtadi *et al.*, “High-speed solar-blind UV photodetectors using high-Al content Al_{0.64}Ga_{0.36}N/Al_{0.34}Ga_{0.66}N multiple quantum wells,” *Appl. Phys. Express*, 2017, doi: 10.7567/APEX.10.011004.
- [14] O. Ambacher *et al.*, “Two dimensional electron gases induced by spontaneous and piezoelectric polarization in undoped and doped AlGa_N/Ga_N heterostructures,” *J. Appl. Phys.*, vol. 87, no. 1, pp. 334–344, 2000, doi: 10.1063/1.371866.

- [15] X. G. He, D. G. Zhao, and D. S. Jiang, “Formation of two-dimensional electron gas at AlGa_N/Ga_N heterostructure and the derivation of its sheet density expression,” *Chinese Phys. B*, vol. 24, no. 6, 2015, doi: 10.1088/1674-1056/24/6/067301.
- [16] G. Koley and M. G. Spencer, “On the origin of the two-dimensional electron gas at the AlGa_N/Ga_N heterostructure interface,” *Appl. Phys. Lett.*, vol. 86, no. 4, pp. 15–18, 2005, doi: 10.1063/1.1850600.
- [17] S. Rai, “HIGH QUALITY GATE DIELECTRIC FOR HIGH POWER AlGa_N/Ga_N MOSHFETs,” *PhD Thesis, Univ. South Carolina*, 2006.
- [18] S. Saygi *et al.*, “Performance stability of high-power III-nitride metal-oxide semiconductor-heterostructure field-effect transistors,” vol. 2654, no. 7, pp. 2651–2654, 2005, doi: 10.1002/pssc.200461520.
- [19] X. Hu *et al.*, “Doped Barrier Al_{0.65}Ga_{0.35}N/Al_{0.40}Ga_{0.60}N MOSHFET With SiO₂ Gate-Insulator and Zr-Based Ohmic Contacts,” *IEEE Electron Device Lett.*, vol. 39, no. 10, pp. 1568–1571, 2018, doi: 10.1109/LED.2018.2866027.
- [20] S. Rai *et al.*, “Low threshold-14 W/mm ZrO₂/AlGa_N/Ga_N metal-oxide-semiconductor heterostructure field effect transistors,” *Jpn. J. Appl. Phys.*, vol. 45, no. 6 A, pp. 4985–4987, 2006, doi: 10.1143/JJAP.45.4985.
- [21] T. G. and K. M. Mark T. Bohr, Robert Chau, “The High-k Solution,” *IEEE Spectr.*, vol. 44, pp. 29–35, 2007.
- [22] W. Choi, O. Seok, H. Ryu, H.-Y. Cha, and K.-S. Seo, “High-Voltage and Low-Leakage-Current Gate Recessed Normally-Off Ga_N MIS-HEMTs,” *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 175–177, 2014.
- [23] T. Nanjo *et al.*, “AlGa_N channel HEMT with extremely high breakdown voltage,”

IEEE Trans. Electron Devices, 2013, doi: 10.1109/TED.2012.2233742.

- [24] A. G. Baca *et al.*, “Review Paper::Al-rich AlGa_N based transistors,” *J. Vac. Sci. Technol. A*, vol. 38, p. 020803, 2020, doi: 10.1116/1.5129803.
- [25] T. Nanjo *et al.*, “First operation of AlGa_N channel high electron mobility transistors,” *Appl. Phys. Express*, vol. 1, no. 1, p. 011101, 2008, doi: 10.1143/APEX.1.011101.
- [26] T. Nanjo *et al.*, “Remarkable breakdown voltage enhancement in AlGa_N channel high electron mobility transistors,” *Appl. Phys. Lett.*, vol. 92, no. 26, p. 263502, 2008, doi: 10.1063/1.2949087.
- [27] H. Tokuda *et al.*, “High Al composition AlGa_N-channel high-electron-mobility transistor on AlN substrate,” *Appl. Phys. Express*, vol. 3, no. 12, p. 121003, 2010, doi: 10.1143/APEX.3.121003.
- [28] N. Yafune, S. Hashimoto, K. Akita, Y. Yamamoto, H. Tokuda, and M. Kuzuhara, “AlN/AlGa_N HEMTs on AlN substrate for stable high-temperature operation,” *Electron. Lett.*, vol. 50, pp. 211–212, 2014, doi: Doi 10.1049/El.2013.2846.
- [29] A. G. Baca *et al.*, “An Al_{0.85}Ga_{0.15}N high electron mobility transistor,” *Appl. Phys. Lett.*, vol. 109, no. 3, p. 33509, 2016.
- [30] S. Muhtadi *et al.*, “High electron mobility transistors with Al_{0.65}Ga_{0.35}N channel layers on thick AlN/sapphire templates,” *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 914–917, 2017, doi: 10.1109/LED.2017.2701651.
- [31] M. Gaevski *et al.*, “Ultrawide bandgap Al_xGa_{1-x}N channel heterostructure field transistors with drain currents exceeding 1.3 A mm⁻¹,” *Appl. Phys. Express*, vol. 13, no. 9, p. 094002, 2020, doi: 10.35848/1882-0786/abb1c8.

- [32] B. A. Klein *et al.*, “Enhancement-mode Al_{0.85}Ga_{0.15}N/ Al_{0.7}Ga_{0.3}N high electron mobility transistor with fluorine treatment,” *Appl. Phys. Lett.*, vol. 114, p. 112104, 2019, doi: 10.1063/1.5064543.
- [33] E. A. Douglas, B. Klein, A. A. Allerman, A. G. Baca, T. Fortune, and A. M. Armstrong, “Enhancement-mode AlGa_N channel high electron mobility transistor enabled by p-AlGa_N gate,” *J. Vac. Sci. Technol. B*, vol. 37, no. 2, p. 021208, 2019, doi: 10.1116/1.5066327.
- [34] S. Mollah *et al.*, “High-current recessed gate enhancement-mode ultrawide bandgap Al_xGa_{1-x}N channel MOSHFET with drain current 0.48 A mm⁻¹ and threshold voltage +3.6 V,” *Appl. Phys. Express*, vol. 14, no. 1, p. 014003, 2021, doi: 10.35848/1882-0786/abd599.
- [35] M. Asif Khan, A. Bhattarai, J. N. Kuznia, and D. T. Olson, “High electron mobility transistor based on a GaN-Al_xGa_{1-x}N heterojunction,” *Appl. Phys. Lett.*, 1993, doi: 10.1063/1.109775.
- [36] A. G. Baca *et al.*, “An AlN/Al_{0.85}Ga_{0.15}N high electron mobility transistor,” *Appl. Phys. Lett.*, vol. 109, no. 3, p. 33509, 2016, doi: 10.1063/1.4959179.
- [37] S. Muhtadi *et al.*, “High temperature operation of n-AlGa_N channel metal semiconductor field effect transistors on low-defect AlN templates,” *Appl. Phys. Lett.*, vol. 110, p. 193501, 2017, doi: 10.1063/1.4982656.
- [38] M. Tapajna and J. Kuzmík, “A comprehensive analytical model for threshold voltage calculation in GaN based metal-oxide-semiconductor high-electron-mobility transistors,” *Appl. Phys. Lett.*, vol. 100, no. 11, p. 113509, 2012, doi: 10.1063/1.3694768.

- [39] Y. Zhang, M. Sun, S. J. Joglekar, T. Fujishima, and T. Palacios, “Threshold voltage control by gate oxide thickness in fluorinated GaN metal-oxide-semiconductor high-electron-mobility transistors,” *Appl. Phys. Lett.*, vol. 103, no. 3, p. 033524, 2013, doi: 10.1063/1.4815923.
- [40] K. Yim *et al.*, “Novel high-K dielectrics for next-generation electronic devices screened by automated ab initio calculations,” *NPG Asia Mater.*, vol. 7, no. 6, pp. 1–6, 2015, doi: 10.1038/am.2015.57.
- [41] J. Robertson, “High dielectric constant gate oxides for metal oxide Si transistors,” *Reports Prog. Phys.*, vol. 69, no. 2, pp. 327–396, 2006, doi: 10.1088/0034-4885/69/2/R02.
- [42] J. Robertson and R. M. Wallace, “High-K materials and metal gates for CMOS applications,” *Mater. Sci. Eng. R Reports*, vol. 88, pp. 1–41, 2015, doi: 10.1016/j.mser.2014.11.001.
- [43] M. U. Jewel *et al.*, “Trap characterization in ultra-wide bandgap Al_{0.65}Ga_{0.4}N/Al_{0.4}Ga_{0.6}N MOSHFET’s with ZrO₂ gate dielectric using optical response and cathodoluminescence,” *Appl. Phys. Lett.*, vol. 115, p. 213502, 2019, doi: 10.1063/1.5125776.
- [44] C. Ren, H. Shen, Z. Li, T. Chen, B. Zhang, and T. Gao, “GaN HEMT with AlGaN back barrier for high power MMIC switch application,” *J. Semicond.*, vol. 36, no. 1, p. 014008, 2015, doi: 10.1088/1674-4926/36/1/014008.
- [45] X. Liu *et al.*, “Analysis of the back-barrier effect in AlGaN/GaN high electron mobility transistor on free-standing GaN substrates,” *J. Alloys Compd.*, vol. 814, p. 152293, 2020, doi: 10.1016/j.jallcom.2019.152293.

- [46] S. Mollah *et al.*, “Ultra-Wide Bandgap AlGa_N Metal Oxide Semiconductor Heterostructure Field Effect Transistors with high-k ALD ZrO₂ dielectric,” *Semicond. Sci. Technol.*, vol. 34, p. 125001, 2019, doi: 10.1088/1361-6641/ab4781.
- [47] H. P. Gillis, D. A. Choutov, and K. P. Martin, “The dry etching of group III-nitride wide-bandgap semiconductors,” *J. Miner. Met. Mater. Soc.*, vol. 48, no. 8, pp. 50–55, 1996, doi: 10.1007/BF03223028.
- [48] C. B. Vartuli *et al.*, “ICP dry etching of III-V nitrides,” *MRS Online Proc. Libr.*, vol. 468, 1997.
- [49] M. J. Madou, *Fundamentals of microfabrication : the science of miniaturization*. Second edition. Boca Raton, Fla. : CRC Press, [2002] ©2002.
- [50] S. A. Smith, C. A. Wolden, M. D. Bremser, A. D. Hanser, R. F. Davis, and W. V. Lampert, “Selective and non-selective etching of GaN, AlGa_N, and AlN using an inductively coupled plasma,” *Proc. IEEE 24th Int. Symp. Compd. Semicond. ISCS 1997*, vol. 3631, no. July 1997, pp. 349–352, 1997, doi: 10.1109/ISCS.1998.711652.
- [51] S. J. Pearton, R. J. Shul, and F. Ren, “A review of dry etching of GaN and related materials,” *MRS Internet J. Nitride Semicond. Res.*, vol. 5, no. 2000, pp. 1–38, 2000, doi: 10.1557/S1092578300000119.
- [52] E. A. Douglas *et al.*, “Ohmic contacts to Al-rich AlGa_N heterostructures,” *Phys. Status Solidi Appl. Mater. Sci.*, vol. 214, no. 8, p. 1600842, 2017, doi: 10.1002/pssa.201600842.
- [53] B. Van Daele *et al.*, “Mechanism for Ohmic contact formation on Si₃N₄ passivated AlGaNGaN high-electron-mobility transistors,” *Appl. Phys. Lett.*, vol. 89, no. 20, p. 201908, 2006, doi: 10.1063/1.2388889.

- [54] S. D. Wolter, B. P. Luther, S. E. Mohnney, R. F. Karliceck, and R. S. Kern, “Thermally Stable ZrN/Zr/n-GaN Ohmic Contacts,” *Electrochem. Solid-State Lett.*, vol. 2, no. 3, pp. 151–153, 1999, doi: 10.1149/1.1390766.
- [55] B. P. Luther, S. E. Mohnney, and T. N. Jackson, “Titanium and titanium nitride contacts to n-type gallium nitride,” *Semicond. Sci. Technol.*, vol. 13, no. 11, pp. 1322–1327, 1998, doi: 10.1088/0268-1242/13/11/017.
- [56] N. Yafune, S. Hashimoto, K. Akita, Y. Yamamoto, and M. Kuzuhara, “Low-resistive ohmic contacts for AlGa_N channel high-electron-mobility transistors using Zr/Al/Mo/Au metal stack,” *Jpn. J. Appl. Phys.*, vol. 50, no. 10 PART 1, pp. 2–5, 2011, doi: 10.1143/JJAP.50.100202.
- [57] F. M. Mohammed, L. Wang, D. Selvanathan, H. Hu, and I. Adesida, “Ohmic contact formation mechanism of Ta/Al/Mo/Au and Ti/Al/Mo/Au metallizations on AlGa_N/Ga_N HEMTs,” *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.*, vol. 23, no. 6, p. 2330, 2005, doi: 10.1116/1.2101691.
- [58] A. Vertiatchikh, E. Kaminsky, J. Teetsov, and K. Robinson, “Structural properties of alloyed Ti/Al/Ti/Au and Ti/Al/Mo/Au ohmic contacts to AlGa_N/Ga_N,” *Solid. State. Electron.*, vol. 50, no. 7–8, pp. 1425–1429, 2006, doi: 10.1016/j.sse.2006.07.003.
- [59] L. L. Smith, S. W. King, R. J. Nemanich, and R. F. Davis, “Cleaning of Ga_N surfaces,” *J. Electron. Mater.*, vol. 25, no. 5, pp. 805–810, 1996, doi: 10.1007/BF02666640.
- [60] W. Xu, P. C. Lemaire, K. Sharma, D. M. Hausmann, and S. Agarwal, “Surface reaction mechanisms during atomic layer deposition of zirconium oxide using water,

- ethanol, and water-ethanol mixture as the oxygen sources,” *J. Vac. Sci. Technol. A*, vol. 38, no. 1, p. 012401, 2020, doi: 10.1116/1.5122994.
- [61] Q. Yang *et al.*, “Atomic layer deposited ZrO₂ nanofilm on Mg-Sr alloy for enhanced corrosion resistance and biocompatibility,” *Acta Biomater.*, vol. 58, pp. 515–526, 2017, doi: 10.1016/j.actbio.2017.06.015.
- [62] K. Kanomata *et al.*, “Room-temperature atomic layer deposition of ZrO₂ using tetrakis(ethylmethylamino)zirconium and plasma-excited humidified argon,” *Appl. Surf. Sci.*, vol. 387, pp. 497–502, 2016, doi: 10.1016/j.apsusc.2016.06.122.
- [63] Z. Chen *et al.*, “Low-temperature remote plasma enhanced atomic layer deposition of ZrO₂/zirconium nanolaminate film for efficient encapsulation of flexible organic light-emitting diodes,” *Sci. Rep.*, vol. 7, no. January, pp. 1–9, 2017, doi: 10.1038/srep40061.
- [64] M. Peron *et al.*, “On the evaluation of ALD TiO₂, ZrO₂ and HfO₂ coatings on corrosion and cytotoxicity performances,” *J. Magnes. Alloy.*, vol. 9, no. 5, pp. 1806–1819, 2021, doi: 10.1016/j.jma.2021.03.010.
- [65] G. K. Poduval *et al.*, “High-Efficiency Nonfullerene Organic Solar Cells Enabled by Atomic Layer Deposited Zirconium-Doped Zinc Oxide,” *Sol. RRL*, vol. 4, no. 10, pp. 1–14, 2020, doi: 10.1002/solr.202000241.
- [66] N. Y. Garces *et al.*, “Plasma-assisted atomic layer deposition of nanolaminates for gate dielectric applications,” *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.*, vol. 32, no. 3, p. 03D101, 2013, doi: 10.1116/1.4818254.
- [67] J. P. Niemelä, G. Marin, and M. Karppinen, “Titanium dioxide thin films by atomic

- layer deposition: A review,” *Semicond. Sci. Technol.*, vol. 32, no. 9, p. 093005, 2017, doi: 10.1088/1361-6641/aa78ce.
- [68] D. Wei *et al.*, “Influence of Atomic Layer Deposition Temperatures on TiO₂/n-Si MOS Capacitor,” *ECS J. Solid State Sci. Technol.*, vol. 2, no. 5, pp. N110–N114, 2013, doi: 10.1149/2.010305jss.
- [69] T. J. Anderson *et al.*, “Enhancement mode AlGaIn/GaN MOS high-electron-mobility transistors with ZrO₂ gate dielectric deposited by atomic layer deposition,” *Appl. Phys. Express*, vol. 9, no. 7, p. 071003, 2016, doi: 10.7567/APEX.9.071003.
- [70] H. Jiang, C. W. Tang, and K. M. Lau, “Enhancement-Mode GaN MOS-HEMTs with Recess-Free Barrier Engineering and High-k ZrO₂ Gate Dielectric,” *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 405–408, 2018, doi: 10.1109/LED.2018.2792839.
- [71] C. R. English *et al.*, “Impact of surface treatments on high- κ dielectric integration with Ga-polar and N-polar GaN,” *J. Vac. Sci. Technol. B*, vol. 32, no. 3, p. 03D106, 2013, doi: 10.1116/1.4831875.
- [72] J. Gottmann and E. W. Kreutz, “Pulsed laser deposition of alumina and zirconia thin films on polymers and glass as optical and protective coatings,” *Surf. Coatings Technol.*, vol. 116–119, pp. 1189–1194, 1999, doi: 10.1016/S0257-8972(99)00191-7.
- [73] M. Sangermano, B. Voit, F. Sordo, K. J. Eichhorn, and G. Rizza, “High refractive index transparent coatings obtained via UV/thermal dual-cure process,” *Polym. Elsevier*, vol. 49, no. 8, pp. 2018–2022, 2008, doi: 10.1016/j.polymer.2008.03.010.
- [74] J. Liu, M. Liao, M. Imura, A. Tanaka, H. Iwai, and Y. Koide, “Low on-resistance diamond field effect transistor with high- κ ZrO₂ as dielectric,” *Nat. Sci. Reports*,

- pp. 2–6, 2014, doi: 10.1038/srep06395.
- [75] J. Liu, J. Li, J. Wu, and J. Sun, “Structure and Dielectric Property of High-k ZrO₂ Films Grown by Atomic Layer Deposition Using Tetrakis(Dimethylamido)Zirconium and Ozone,” *Nanoscale Res. Lett.*, vol. 14, p. 154, 2019, doi: 10.1186/s11671-019-2989-8.
- [76] J. Benick *et al.*, “Effect of a post-deposition anneal ON Al₂O₃/Si interface properties,” *Conf. Rec. IEEE Photovolt. Spec. Conf.*, no. July, pp. 891–896, 2010, doi: 10.1109/PVSC.2010.5614148.
- [77] D. H. Aguilar, L. C. Torres-Gonzalez, L. M. Torres-Martinez, T. Lopez, and P. Quintana, “A study of the crystallization of ZrO₂ in the sol-gel system: ZrO₂-SiO₂,” *J. Solid State Chem.*, vol. 158, no. 2, pp. 349–357, 2001, doi: 10.1006/jssc.2001.9126.
- [78] S. Saygi *et al.*, “Real-space electron transfer in III-nitride metal-oxide-semiconductor-heterojunction structures Real-space electron transfer in III-nitride metal-oxide-semiconductor-heterojunction structures,” vol. 87, p. 043505, 2005, doi: 10.1063/1.2001745.
- [79] W. Amir *et al.*, “A quantitative approach for trap analysis between Al_{0.25}Ga_{0.75}N and GaN in high electron mobility transistors,” *Sci. Rep.*, vol. 11, no. 1, pp. 1–9, 2021, doi: 10.1038/s41598-021-01768-4.
- [80] M. A. Khan *et al.*, “Insulating gate III-N heterostructure field-effect transistors for high-power microwave and switching applications,” *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 2 II, pp. 624–633, 2003, doi: 10.1109/TMTT.2002.807681.
- [81] K. K. N. Sze, S. M., *Physics of Semiconductor Devices*, vol. Third Edit. Wiley

Publication, 2001.

- [82] A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy-efficient electronic switches,” *Nature*, vol. 479, no. 7373, pp. 329–337, 2011, doi: 10.1038/nature10679.
- [83] R. J. Kaplar *et al.*, “Review—Ultra-Wide-Bandgap AlGa_N Power Electronic Devices,” *ECS J. Solid State Sci. Technol.*, vol. 6, no. 2, pp. Q3061–Q3066, 2017, doi: 10.1149/2.0111702jss.
- [84] R. Vetury, N. Q. Zhang, S. Keller, and U. K. Mishra, “The impact of surface states on the DC and RF characteristics of AlGa_N/Ga_N HFETs,” *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 560–566, 2001, doi: 10.1109/16.906451.
- [85] S. C. Binari and T. E. Kazior, “Trapping Effects in Ga_N and SiC,” vol. 90, no. 6, 2002.
- [86] X. Tang, Z. Zhang, J. Wei, B. Li, J. Wang, and K. J. Chen, “Photon emission and current-collapse suppression of AlGa_N/Ga_N field-effect transistors with photonic–ohmic drain at high temperatures,” *Appl. Phys. Express*, vol. 11, no. 7, 2018, doi: 10.7567/APEX.11.071003.
- [87] P. B. Klein, J. A. Freitas, S. C. Binari, and A. E. Wickenden, “Observation of deep traps responsible for current collapse in Ga_N metal-semiconductor field-effect transistors,” *Appl. Phys. Lett.*, vol. 75, no. 25, pp. 4016–4018, 1999, doi: 10.1063/1.125523.
- [88] J. I. Izpura, “Drain current collapse in Ga_N metal-semiconductor field-effect transistors due to surface band-bending effects,” *Semicond. Sci. Technol.*, vol. 17, no. 12, pp. 1293–1301, 2002, doi: 10.1088/0268-1242/17/12/315.

- [89] S. Mollah *et al.*, “Current collapse in high-Al channel AlGa_N HFETs,” *Appl. Phys. Express*, vol. 12, no. 7, p. 074001, 2019, doi: 10.7567/1882-0786/ab24b1.
- [90] X. H. and J. Y. MELevinshstein, PAIvanov¹, M Asif Khan, G Simin, JZhang, “Mobility enhancement in AlGa_N / Ga_N metal-oxide -semiconductor heterostructure field effect transistors,” *Semicond. Sci. Technol.*, vol. 18, pp. 666–669, 2003.
- [91] A. G. Baca *et al.*, “RF Performance of Al_{0.85}Ga_{0.15}N/Al_{0.70}Ga_{0.30}N High Electron Mobility Transistors With 80-nm Gates,” *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 17–20, 2019, doi: 10.1109/LED.2018.2880429.
- [92] A. Aminbeidokhti *et al.*, “Gate-Voltage Independence of Electron Mobility in Power AlGa_N/Ga_N HEMTs,” *IEEE Trans. Electron Devices*, vol. 63, no. 3, p. 1013, 2016, doi: 10.1109/TED.2016.2519533.
- [93] L. Shen *et al.*, “Unpassivated Ga_N/AlGa_N/Ga_N power high electron mobility transistors with dispersion controlled by epitaxial layer design,” *J. Electron. Mater.*, vol. 33, no. 5, pp. 422–425, 2004, doi: 10.1007/s11664-004-0195-6.
- [94] Y. F. Wu *et al.*, “30-W/mm Ga_N HEMTs by Field Plate Optimization,” *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 117–119, 2004, doi: 10.1109/LED.2003.822667.
- [95] E. Ahmadi *et al.*, “N-face Ga_N/Al_N/Ga_N/InAl_N and Ga_N/Al_N/AlGa_N/Ga_N/InAl_N high-electron-mobility transistor structures grown by plasma-assisted molecular beam epitaxy on vicinal substrates,” *Semicond. Sci. Technol.*, vol. 30, no. 5, pp. 1–8, 2015, doi: 10.1088/0268-1242/30/5/055012.
- [96] R. G. and M. S. S. M. Asif Khan, X. Hu, A. Tarakji, G. Simin, J. Yang, “AlGa_N /

GaN metal – oxide – semiconductor heterostructure field-effect transistors on SiC substrates,” vol. 77, p. 1339, 2000.

- [97] G. Simin *et al.*, “Large periphery high-power AlGa_N/Ga_N metal-oxide-semiconductor heterostructure field effect transistors on SiC with oxide-bridging,” *IEEE Electron Device Lett.*, vol. 22, no. 2, pp. 53–55, 2001, doi: 10.1109/55.902829.
- [98] S. Bajaj, T. H. Hung, F. Akyol, D. Nath, and S. Rajan, “Modeling of high composition AlGa_N channel high electron mobility transistors with large threshold voltage,” *Appl. Phys. Lett.*, 2014, doi: 10.1063/1.4905323.
- [99] P. H. Carey *et al.*, “Operation up to 500 °C of Al_{0.85}Ga_{0.15}N/Al_{0.7}Ga_{0.3}N high electron mobility transistors,” *IEEE J. Electron Devices Soc.*, vol. 7, no. March, pp. 444–452, 2019, doi: 10.1109/JEDS.2019.2907306.
- [100] S. Hashimoto *et al.*, “Enhancement of two-dimensional electron gases in AlGa_N-channel high-electron-mobility transistors with AlN barrier layers,” *Phys. Status Solidi Appl. Mater. Sci.*, vol. 209, no. 3, pp. 501–504, 2012, doi: 10.1002/pssa.201100379.
- [101] H. Xue *et al.*, “All MOCVD grown Al_{0.7}Ga_{0.3}N/Al_{0.5}Ga_{0.5}N HFET: An approach to make ohmic contacts to Al-rich AlGa_N channel transistors,” *Solid. State. Electron.*, vol. 164, no. 107696, pp. 1–6, 2020, doi: 10.1016/j.sse.2019.107696.
- [102] H. Xue, K. Hussain, T. Razzak, M. Gaevski, and S. H. Sohel, “Heterojunction Field Effect Transistors with Current Density Over 900 mA / mm,” *IEEE Electron Device Lett.*, vol. 41, pp. 677–680, 2020.
- [103] G. S. Simin, M. Islam, M. Gaevski, J. Deng, R. Gaska, and M. S. Shur, “Low RC-constant perforated-channel HFET,” *IEEE Electron Device Lett.*, vol. 35, no. 4, pp.

449–451, 2014, doi: 10.1109/LED.2014.2304726.

- [104] J. W. Do *et al.*, “The effects of tetramethylammonium hydroxide treatment on the performance of recessed-gate AlGa_N/Ga_N high electron mobility transistors,” *Thin Solid Films*, vol. 628, pp. 31–35, 2017, doi: 10.1016/j.tsf.2017.02.053.
- [105] S. W. Hsieh, C. Y. Chang, and S. C. Hsu, “Characteristics of low-temperature and low-energy plasma-enhanced chemical vapor deposited SiO₂,” *J. Appl. Phys.*, vol. 74, no. May 1993, p. 2638, 1993.
- [106] A. M. Efremov, V. B. Betelin, and K. H. Kwon, “Specific Features of the Kinetics of the Reactive-Ion Etching of Si and SiO₂ in a CF₄ + O₂ Mixture in a Low Power Supply Mode,” *Russ. Microelectron.*, vol. 50, no. 5, pp. 303–310, 2021, doi: 10.1134/S1063739721040053.
- [107] V. M. Donnelly and A. Kornblit, “Plasma etching: Yesterday, today, and tomorrow,” *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.*, vol. 31, no. 5, p. 050825, 2013, doi: 10.1116/1.4819316.
- [108] R. Legtenberg, H. Jansen, M. de Boer, and M. Elwenspoek, “Anisotropic Reactive Ion Etching of Silicon Using SF₆ / O₂ / CHF₃ Gas Mixtures,” *J. Electrochem. Soc.*, vol. 142, no. 6, pp. 2020–2028, 1995, doi: 10.1149/1.2044234.
- [109] R. Gaska, A. Osinsky, J. W. Yang, and M. S. Shur, “Self-Heating in High-Power AlGa_N-Ga_N HFET’s,” *IEEE Electron Device Lett.*, vol. 19, no. 3, pp. 89–91, 1998.
- [110] J. Sun, S. Member, H. Fatima, A. Koudymov, A. Chitnis, and X. Hu, “Thermal Management of AlGa_N – Ga_N HFETs on Sapphire Using Flip-Chip Bonding With Epoxy Underfill,” vol. 24, no. 6, pp. 375–377, 2003.
- [111] M. Xiao *et al.*, “High Performance Al_{0.10}Ga_{0.90}N Channel HEMTs,” *IEEE*

- Electron Device Lett.*, vol. 39, no. 8, pp. 1149–1151, 2018, doi: 10.1109/LED.2018.2848661.
- [112] B. J. Baliga, “Power semiconductor device figure of merit for high-frequency applications,” *IEEE Electron Device Lett.*, vol. 10, no. 10, pp. 455–457, 1989.
- [113] K. J. Chen and C. Zhou, “Enhancement-mode AlGa_N/Ga_N HEMT and MIS-HEMT technology,” *Phys. Status Solidi Appl. Mater. Sci.*, vol. 208, no. 2, pp. 434–438, 2011, doi: 10.1002/pssa.201000631.
- [114] Y. Kong, J. Zhou, C. Kong, Y. Zhang, X. Dong, and H. Lu, “Monolithic Integration of E/D-Mode AlGa_N/Ga_N MIS-HEMTs,” *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 336–338, 2014.
- [115] T. Palacios, C. S. Suh, A. Chakraborty, S. Keller, S. P. DenBaars, and U. K. Mishra, “High-performance e-mode AlGa_N/Ga_N HEMTs,” *IEEE Electron Device Lett.*, vol. 27, no. 6, 2006, doi: 10.1109/LED.2006.874761.
- [116] T. L. Wu, S. W. Tang, and H. J. Jiang, “Investigation of recessed gate AlGa_N/Ga_N MIS-HEMTs with double AlGa_N barrier designs toward an enhancement-mode characteristic,” *Micromachines*, vol. 11, p. 163, 2020, doi: 10.3390/mi11020163.
- [117] H. S. Kim, M. J. Kang, J. J. Kim, K. S. Seo, and H. Y. Cha, “Effects of recessed-gate structure on AlGa_N/Ga_N-on-SiC MIS-HEMTs with Thin AlO_xN_y MIS Gate,” *Materials (Basel)*, vol. 13, no. 7, p. 1538, 2020, doi: 10.3390/ma13071538.
- [118] T. E. Hsieh *et al.*, “Gate recessed quasi-normally off Al₂O₃/AlGa_N/Ga_N MIS-HEMT with low threshold voltage hysteresis using PEALD AlN interfacial passivation layer,” *IEEE Electron Device Lett.*, 2014, doi: 10.1109/LED.2014.2321003.

- [119] J. T. Asubar, S. Kawabata, H. Tokuda, A. Yamamoto, and M. Kuzuhara, "Enhancement-Mode AlGa_N/Ga_N MIS-HEMTs with High V_{TH} and High I_{Dmax} Using Recessed-Structure with Regrown AlGa_N Barrier," *IEEE Electron Device Lett.*, vol. 41, no. 5, pp. 693–696, 2020, doi: 10.1109/LED.2020.2985091.
- [120] L. F. Jia *et al.*, "E/d-mode gan inverter on a 150-mm si wafer based on p-gan gate e-mode hemt technology," *Micromachines*, vol. 12, no. 6, p. 617, 2021, doi: 10.3390/mi12060617.
- [121] D. Y. L. Y. Q. Chen , J. T. Feng, J. L. Wang, X. B. Xu, Z. Y. He , G.Y.Li and and Y. H. , Y. Chen, "Degradation Behavior and Mechanisms of E-Mode Ga_N HEMTs With p-Ga_N Gate Under Reverse Electrostatic Discharge Stress," vol. 67, no. 2, pp. 566–570, 2019.
- [122] T. Mizutani, M. Ito, S. Kishimoto, and F. Nakamura, "AlGa_N/Ga_N HEMTs with thin InGa_N cap layer for normally off operation," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 549–551, 2007, doi: 10.1109/LED.2007.900202.
- [123] Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, "Self-aligned enhancement-mode AlGa_N/Ga_N HEMTs using fluoride-based plasma treatment," *Device Res. Conf. - Conf. Dig. DRC*, vol. 2005, no. 7, pp. 179–180, 2005, doi: 10.1109/DRC.2005.1553110.
- [124] L. Shen *et al.*, "Unpassivated high power deeply recessed Ga_N HEMTs with fluorine-plasma surface treatment," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 214–216, 2006, doi: 10.1109/LED.2006.871887.
- [125] M. Kanamura *et al.*, "Suppression of threshold voltage shift for normally-Off Ga_N MIS-HEMT without post deposition annealing," *Proc. Int. Symp. Power Semicond.*

- Devices ICs*, no. V, pp. 411–414, 2013, doi: 10.1109/ISPSD.2013.6694432.
- [126] F. Roccaforte, G. Greco, P. Fiorenza, and F. Iucolano, “An overview of normally-off GaN-based high electron mobility transistors,” *Materials (Basel)*, vol. 12, no. 10, p. 1599, 2019, doi: 10.3390/ma12101599.
- [127] H. K. Lee *et al.*, “Improvement of dry etch-induced surface roughness of single crystalline β -Ga₂O₃ using post-wet chemical treatments,” *Appl. Surf. Sci.*, vol. 506, no. September 2019, p. 144673, 2020, doi: 10.1016/j.apsusc.2019.144673.
- [128] Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, “Control of threshold voltage of AlGa_N/Ga_N HEMTs by fluoride-based plasma treatment: From depletion mode to enhancement mode,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2207–2214, 2006, doi: 10.1109/TED.2006.881054.
- [129] S. Mollah *et al.*, “High-Temperature Operation of Al_xGa_{1-x}N ($x > 0.4$) Channel Metal Oxide Semiconductor Heterostructure Field Effect Transistors with High-k Atomic Layer Deposited Gate Oxides,” *Phys. Status Solidi Appl. Mater. Sci.*, p. 1900802, 2020, doi: 10.1002/pssa.201900802.
- [130] P. Lagger, C. Ostermaier, G. Pobegen, and D. Pogany, “Towards understanding the origin of threshold voltage instability of AlGa_N/Ga_N MIS-HEMTs,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 299–302, 2012, doi: 10.1109/IEDM.2012.6479033.
- [131] E. A. Douglas *et al.*, “Enhancement-mode AlGa_N channel high electron mobility transistor enabled by p- AlGa_N gate,” *J. Vac. Sci. Technol. B*, vol. 37, p. 021208, 2019, doi: 10.1116/1.5066327.
- [132] C. S. Suh, Y. Dora, N. Fichtenbaum, L. McCarthy, S. Keller, and U. K. Mishra,

- “High-breakdown enhancement-mode AlGaIn/GaN HEMTs with integrated slant field-plate,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 1, no. c, 2006, doi: 10.1109/IEDM.2006.346931.
- [133] K. J. Chen, A. M. H. Kwan, and Z. Tang, “Recent development in fluorine-ion-implanted GaN-based heterojunction power devices,” *1st IEEE Work. Wide Bandgap Power Devices Appl. WiPDA 2013 - Proc.*, no. 111, pp. 92–95, 2013, doi: 10.1109/WiPDA.2013.6695570.
- [134] and K. J. C. Ruonan Wang, Yong Cai, Chi-Wai Tang, Kei May Lau, “Enhancement-Mode Si₃N₄/AlGaIn/GaN MISFETs,” *IEEE Electron Device Lett.*, vol. 27, no. 3, pp. 793–795, 2006, doi: 10.31857/s0023476121030176.
- [135] A. J. G. Kelson D. Chabak , Jonathan P. McCandless, Neil A. Moser and and G. H. J. Krishnamurthy Mahalingam, Antonio Crespo, Nolan Hendricks, Brandon M. Howe, Stephen E. Tetlak, Kevin Leedy, Robert C. Fitch, Daiki Wakimoto, Kohei Sasaki, Akito Kuramata, “Recessed-Gate Enhancement-Mode β -Ga₂O₃ MOSFETs,” vol. 39, no. 1, pp. 67–70, 2018.
- [136] Z. Feng *et al.*, “Design and fabrication of field-plated normally off β - Ga₂O₃MOSFET with laminated-ferroelectric charge storage gate for high power application,” *Appl. Phys. Lett.*, vol. 116, no. 24, p. 243503, 2020, doi: 10.1063/5.0010561.
- [137] Z. Feng *et al.*, “Normally-Off- β -Ga₂O₃ Power MOSFET with Ferroelectric Charge Storage Gate Stack Structure,” *IEEE Electron Device Lett.*, vol. 41, no. 3, pp. 333–336, 2020, doi: 10.1109/LED.2020.2970066.
- [138] S. Yang, S. Liu, C. Liu, Y. Lu, and K. J. Chen, “Mechanisms of thermally induced

- threshold voltage instability in GaN-based heterojunction transistors,” *Appl. Phys. Lett.*, vol. 105, no. 22, p. 223508, 2014, doi: 10.1063/1.4902946.
- [139] P. Fiorenza, G. Greco, F. Iucolano, A. Patti, and F. Roccaforte, “Channel Mobility in GaN Hybrid MOS-HEMT Using SiO₂ as Gate Insulator,” *IEEE Trans. Electron Devices*, vol. 64, no. 7, pp. 2893–2899, 2017, doi: 10.1109/TED.2017.2699786.
- [140] M. Shur, B. Gelmont, M. A. Khan, and M. Asif Khan, “Electron Mobility in Two-Dimensional Electron Gas in AlGa_N/Ga_N Heterostructures and in Bulk Ga_N,” 1996. doi: 10.1007/BF02666636.
- [141] C. Y. Chan, T. C. Lee, S. S. H. Hsu, L. Chen, and Y. S. Lin, “Impacts of Gate Recess and Passivation on AlGa_N/Ga_N High Electron Mobility Transistors,” *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 46, no. 2, pp. 478–484, 2007, doi: 10.1143/JJAP.46.478.
- [142] S. Yang, S. Liu, C. Liu, Z. Tang, Y. Lu, and K. J. Chen, “Thermally induced threshold voltage instability of III-Nitride MIS-HEMTs and MOSC-HEMTs: Underlying mechanisms and optimization schemes,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2015-Febru, no. February, pp. 17.2.1-17.2.4, 2015, doi: 10.1109/IEDM.2014.7047069.
- [143] I. H. Tan, G. L. Snider, L. D. Chang, and E. L. Hu, “A self-consistent solution of Schrödinger-Poisson equations using a nonuniform mesh,” *J. Appl. Phys.*, vol. 68, no. 8, pp. 4071–4076, 1990, doi: 10.1063/1.346245.
- [144] A. You, M. A. Y. Be, and I. In, “the source of electrons in AlGa_N / Ga_N heterostructure field effect transistors,” vol. 250, no. June 2000, pp. 10–13, 2003.
- [145] G. Tang *et al.*, “Digital Integrated Circuits on an E-Mode Ga_N Power HEMT

- Platform,” *IEEE Electron Device Lett.*, vol. 38, no. 9, pp. 1282–1285, 2017, doi: 10.1109/LED.2017.2725908.
- [146] E. A. Jones, F. F. Wang, and D. Costinett, “Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges,” *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 4, no. 3, pp. 707–719, 2016, doi: 10.1109/JESTPE.2016.2582685.
- [147] D. Reusch and J. Strydom, “Understanding the effect of PCB layout on circuit performance in a high-frequency gallium-nitride-based point of load converter,” *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2008–2015, 2014, doi: 10.1109/TPEL.2013.2266103.
- [148] Y. Cai, Z. Cheng, W. C. W. Tang, K. M. Lau, and K. J. Chen, “Monolithically integrated enhancement/depletion-mode AlGaIn/GaN HEMT inverters and ring oscillators using CF₄ plasma treatment,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2223–2229, 2006, doi: 10.1109/TED.2005.881002.
- [149] Y. Tang *et al.*, “High-performance monolithically-integrated E/D mode InAlN/AlN/GaN HEMTs for mixed-signal applications,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 684–687, 2010, doi: 10.1109/IEDM.2010.5703451.
- [150] S. Huang *et al.*, “Monolithic integration of E/D-mode GaN MIS-HEMTs on ultrathin-barrier AlGaIn/GaN heterostructure on Si substrates,” *Appl. Phys. Express*, vol. 12, no. 2, 2019, doi: 10.7567/1882-0786/aafa0e.
- [151] Y. Cai, Z. Cheng, W. C. W. Tang, K. J. Chen, and K. M. Lau, “Monolithic integration of enhancement- And depletion-mode AlGaIn/GaN HEMTs for GaN digital integrated circuits,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol.

2005, no. 852, pp. 771–774, 2005, doi: 10.1109/iedm.2005.1609468.